| /external/llvm-project/llvm/lib/Target/Mips/ |
| D | MipsLegalizerInfo.cpp | 399 MIRBuilder.buildLoad(Val, BaseAddr, *Load4MMO); in legalizeCustom()
401 auto Load = MIRBuilder.buildLoad(s32, BaseAddr, *Load4MMO); in legalizeCustom()
409 auto Load_P2Half = MIRBuilder.buildLoad(s32, BaseAddr, *P2HalfMemOp); in legalizeCustom()
410 auto Load_Rem = MIRBuilder.buildLoad(s32, Addr, *RemMemOp); in legalizeCustom()
520 MIRBuilder.buildLoad(LLT::pointer(0, 32), MI.getOperand(2), in legalizeIntrinsic()
|
| D | MipsCallLowering.cpp | 114 MachineInstrBuilder buildLoad(const DstOp &Res, const CCValAssign &VA) { in buildLoad() function in __anon38653b010111::MipsIncomingValueHandler
117 return MIRBuilder.buildLoad(Res, Addr, *MMO); in buildLoad()
195 auto Load = buildLoad(LLT::scalar(32), VA); in assignValueToAddress()
198 buildLoad(ValVReg, VA); in assignValueToAddress()
|
| /external/llvm-project/llvm/lib/Target/ARM/ |
| D | ARMCallLowering.cpp | 316 auto LoadVReg = buildLoad(LLT::scalar(32), Addr, Size, MPO); in assignValueToAddress()
320 buildLoad(ValVReg, Addr, Size, MPO); in assignValueToAddress()
324 MachineInstrBuilder buildLoad(const DstOp &Res, Register Addr, uint64_t Size, in buildLoad() function
330 return MIRBuilder.buildLoad(Res, Addr, *MMO); in buildLoad()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMCallLowering.cpp | 322 buildLoad(LoadVReg, Addr, Size, /* Alignment */ 1, MPO); in assignValueToAddress()
326 buildLoad(ValVReg, Addr, Size, /* Alignment */ 1, MPO); in assignValueToAddress()
330 void buildLoad(Register Val, Register Addr, uint64_t Size, unsigned Alignment, in buildLoad() function
334 MIRBuilder.buildLoad(Val, Addr, *MMO); in buildLoad()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
| D | MipsCallLowering.cpp | 113 void buildLoad(Register Val, const CCValAssign &VA) { in buildLoad() function in __anon425ca4750111::IncomingValueHandler
116 MIRBuilder.buildLoad(Val, Addr, *MMO); in buildLoad()
207 buildLoad(LoadReg, VA); in assignValueToAddress()
210 buildLoad(ValVReg, VA); in assignValueToAddress()
|
| D | MipsLegalizerInfo.cpp | 382 MIRBuilder.buildLoad(Tmp, MI.getOperand(2), in legalizeIntrinsic()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64LegalizerInfo.cpp | 716 auto NewLoad = MIRBuilder.buildLoad(NewReg, MI.getOperand(1).getReg(), MMO); in legalizeLoadStore()
737 MIRBuilder.buildLoad( in legalizeVaArg()
755 MIRBuilder.buildLoad( in legalizeVaArg()
|
| D | AArch64CallLowering.cpp | 94 MIRBuilder.buildLoad(ValVReg, Addr, *MMO); in assignValueToAddress()
|
| /external/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| D | AArch64LegalizerInfo.cpp | 878 auto NewLoad = MIRBuilder.buildLoad(NewTy, MI.getOperand(1), MMO); in legalizeLoadStore()
898 auto List = MIRBuilder.buildLoad( in legalizeVaArg()
914 MIRBuilder.buildLoad( in legalizeVaArg()
|
| D | AArch64CallLowering.cpp | 98 MIRBuilder.buildLoad(ValVReg, Addr, *MMO); in assignValueToAddress()
|
| /external/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| D | MachineIRBuilder.cpp | 331 MachineIRBuilder::buildLoad(const DstOp &Dst, const SrcOp &Addr, in buildLoad() function in MachineIRBuilder
342 return buildLoad(Dst, Addr, *MMO); in buildLoad()
367 return buildLoad(Dst, BasePtr, *OffsetMMO); in buildLoadFromOffset()
373 return buildLoad(Dst, Ptr, *OffsetMMO); in buildLoadFromOffset()
|
| D | LegalizerHelper.cpp | 949 MIRBuilder.buildLoad(TmpReg, MI.getOperand(1), MMO); in narrowScalar()
966 MIRBuilder.buildLoad(TmpReg, PtrReg, MMO); in narrowScalar()
2695 auto SmallLoad = MIRBuilder.buildLoad(SmallLdReg, SmallPtr.getReg(0), in lowerLoad()
2706 MIRBuilder.buildLoad(DstReg, PtrReg, MMO); in lowerLoad()
2714 MIRBuilder.buildLoad(TmpReg, PtrReg, MMO); in lowerLoad()
3791 MIRBuilder.buildLoad(Dst, NewAddrReg, *NewMMO); in reduceLoadStoreWidth()
5681 MIRBuilder.buildLoad(DstReg, StackTemp, PtrInfo, VecAlign); in lowerExtractInsertVectorElt()
5683 MIRBuilder.buildLoad(DstReg, EltPtr, PtrInfo, EltAlign); in lowerExtractInsertVectorElt()
|
| D | CombinerHelper.cpp | 1265 auto LdVal = MIB.buildLoad(CopyTy, LoadPtr, *LoadMMO); in optimizeMemcpy()
1360 LoadVals.push_back(MIB.buildLoad(CopyTy, LoadPtr, *LoadMMO).getReg(0)); in optimizeMemmove()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUCallLowering.cpp | 125 MIRBuilder.buildLoad(ValVReg, Addr, *MMO); in assignValueToAddress()
381 B.buildLoad(DstReg, PtrReg, *MMO); in lowerParameter()
|
| D | AMDGPULegalizerInfo.cpp | 1246 B.buildLoad(LoadResult, LoadAddr, *MMO); in getSegmentAperture()
1735 auto Load = B.buildLoad(PtrTy, GOTAddr, *GOTMMO); in legalizeGlobalValue()
1738 B.buildLoad(DstReg, GOTAddr, *GOTMMO); in legalizeGlobalValue()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
| D | X86CallLowering.cpp | 254 MIRBuilder.buildLoad(ValVReg, Addr, *MMO); in assignValueToAddress()
|
| /external/llvm-project/llvm/lib/Target/X86/ |
| D | X86CallLowering.cpp | 252 MIRBuilder.buildLoad(ValVReg, Addr, *MMO); in assignValueToAddress()
|
| /external/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
| D | MachineIRBuilder.h | 817 MachineInstrBuilder buildLoad(const DstOp &Res, const SrcOp &Addr, in buildLoad() function
825 buildLoad(const DstOp &Res, const SrcOp &Addr, MachinePointerInfo PtrInfo,
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/GlobalISel/ |
| D | CombinerHelper.cpp | 1170 auto LdVal = MIB.buildLoad(CopyTy, LoadPtr, *LoadMMO); in optimizeMemcpy()
1267 LoadVals.push_back(MIB.buildLoad(CopyTy, LoadPtr, *LoadMMO).getReg(0)); in optimizeMemmove()
|
| D | LegalizerHelper.cpp | 803 MIRBuilder.buildLoad(TmpReg, MI.getOperand(1).getReg(), MMO); in narrowScalar()
820 MIRBuilder.buildLoad(TmpReg, PtrReg, MMO); in narrowScalar()
2114 MIRBuilder.buildLoad(LargeLdReg, PtrReg, *LargeMMO); in lower()
2121 auto SmallLoad = MIRBuilder.buildLoad(SmallLdReg, SmallPtr.getReg(0), in lower()
2131 MIRBuilder.buildLoad(DstReg, PtrReg, MMO); in lower()
2139 MIRBuilder.buildLoad(TmpReg, PtrReg, MMO); in lower()
2959 MIRBuilder.buildLoad(Dst, NewAddrReg, *NewMMO); in reduceLoadStoreWidth()
|
| D | MachineIRBuilder.cpp | 360 MachineInstrBuilder MachineIRBuilder::buildLoad(const DstOp &Res, in buildLoad() function in MachineIRBuilder
|
| /external/llvm-project/llvm/unittests/CodeGen/GlobalISel/ |
| D | KnownBitsTest.cpp | 563 MIB.buildLoad(Load->getOperand(0), Load->getOperand(1), NewMMO); in TEST_F()
|
| D | LegalizerHelperTest.cpp | 2584 auto Load = B.buildLoad(V4S8, Ptr, *MMO); in TEST_F()
3070 auto VectorV8 = B.buildLoad(V8S16, Ptr0, MachinePointerInfo(), Align(8)); in TEST_F()
|
| /external/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUCallLowering.cpp | 157 MIRBuilder.buildLoad(ValVReg, Addr, *MMO); in assignValueToAddress()
533 B.buildLoad(DstReg, PtrReg, *MMO); in lowerParameter()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/GlobalISel/ |
| D | MachineIRBuilder.h | 720 MachineInstrBuilder buildLoad(const DstOp &Res, const SrcOp &Addr,
|