Home
last modified time | relevance | path

Searched refs:cmask_offset (Results 1 – 9 of 9) sorted by relevance

/external/mesa3d/src/amd/common/
Dac_surface.h252 uint64_t cmask_offset; member
Dac_surface.c2112 surf->fmask_offset = surf->cmask_offset = 0; in ac_compute_surface()
2130 surf->cmask_offset = align64(surf->total_size, surf->cmask_alignment); in ac_compute_surface()
2131 surf->total_size = surf->cmask_offset + surf->cmask_size; in ac_compute_surface()
2488 if (surf->cmask_offset) in ac_surface_override_offset_stride()
2489 surf->cmask_offset += offset; in ac_surface_override_offset_stride()
/external/mesa3d/src/gallium/winsys/radeon/drm/
Dradeon_drm_surface.c454 surf_ws->cmask_offset = align64(surf_ws->total_size, surf_ws->cmask_alignment); in radeon_winsys_surface_init()
455 surf_ws->total_size = surf_ws->cmask_offset + surf_ws->cmask_size; in radeon_winsys_surface_init()
/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_texture.c501 tex->surface.cmask_offset = new_tex->surface.cmask_offset; in si_reallocate_texture_inplace()
863 tex->surface.cmask_offset, tex->surface.cmask_size, in si_print_texture_info()
911 tex->surface.cmask_offset, tex->surface.cmask_size, tex->surface.cmask_alignment, in si_print_texture_info()
1056 if (tex->surface.cmask_offset) { in si_texture_create_object()
1095 si_screen_clear_buffer(sscreen, &tex->cmask_buffer->b.b, tex->surface.cmask_offset, in si_texture_create_object()
1199 tex->cmask_base_address_reg = (tex->buffer.gpu_address + tex->surface.cmask_offset) >> 8; in si_texture_create_object()
1622 tex->cmask_base_address_reg = (tex->buffer.gpu_address + tex->surface.cmask_offset) >> 8; in si_texture_invalidate_storage()
Dsi_clear.c489 si_clear_buffer(sctx, &tex->cmask_buffer->b.b, tex->surface.cmask_offset, in si_do_fast_color_clear()
517 si_clear_buffer(sctx, &tex->cmask_buffer->b.b, tex->surface.cmask_offset, in si_do_fast_color_clear()
/external/mesa3d/src/amd/vulkan/
Dradv_image.c1113 va = gpu_address + image->offset + image->planes[0].surface.cmask_offset; in si_make_texture_descriptor()
1126 va = gpu_address + image->offset + image->planes[0].surface.cmask_offset; in si_make_texture_descriptor()
1264 if (!surf->cmask_size || surf->cmask_offset || surf->bpe > 8 || in radv_image_alloc_single_sample_cmask()
1272 surf->cmask_offset = align64(surf->total_size, surf->cmask_alignment); in radv_image_alloc_single_sample_cmask()
1273 surf->total_size = surf->cmask_offset + surf->cmask_size; in radv_image_alloc_single_sample_cmask()
Dradv_private.h1929 return image->planes[0].surface.cmask_offset; in radv_image_has_cmask()
Dradv_meta_clear.c1475 uint64_t offset = image->offset + image->planes[0].surface.cmask_offset; in radv_clear_cmask()
Dradv_device.c6797 va += surf->cmask_offset; in radv_initialise_color_surface()