Home
last modified time | relevance | path

Searched refs:code_properties (Results 1 – 16 of 16) sorted by relevance

/external/llvm/lib/Target/AMDGPU/MCTargetDesc/
DAMDGPUTargetStreamer.cpp60 bool EnableSGPRPrivateSegmentBuffer = (Header.code_properties & in EmitAMDKernelCodeT()
62 bool EnableSGPRDispatchPtr = (Header.code_properties & in EmitAMDKernelCodeT()
64 bool EnableSGPRQueuePtr = (Header.code_properties & in EmitAMDKernelCodeT()
66 bool EnableSGPRKernargSegmentPtr = (Header.code_properties & in EmitAMDKernelCodeT()
68 bool EnableSGPRDispatchID = (Header.code_properties & in EmitAMDKernelCodeT()
70 bool EnableSGPRFlatScratchInit = (Header.code_properties & in EmitAMDKernelCodeT()
72 bool EnableSGPRPrivateSegmentSize = (Header.code_properties & in EmitAMDKernelCodeT()
74 bool EnableSGPRGridWorkgroupCountX = (Header.code_properties & in EmitAMDKernelCodeT()
76 bool EnableSGPRGridWorkgroupCountY = (Header.code_properties & in EmitAMDKernelCodeT()
78 bool EnableSGPRGridWorkgroupCountZ = (Header.code_properties & in EmitAMDKernelCodeT()
[all …]
/external/llvm/lib/Target/AMDGPU/
DAMDGPUAsmPrinter.cpp648 header.code_properties = AMD_CODE_PROPERTY_IS_PTR64; in EmitAmdKernelCodeT()
651 AMD_HSA_BITS_SET(header.code_properties, in EmitAmdKernelCodeT()
656 header.code_properties |= in EmitAmdKernelCodeT()
661 header.code_properties |= AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR; in EmitAmdKernelCodeT()
664 header.code_properties |= AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR; in EmitAmdKernelCodeT()
667 header.code_properties |= AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR; in EmitAmdKernelCodeT()
670 header.code_properties |= AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID; in EmitAmdKernelCodeT()
673 header.code_properties |= AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT; in EmitAmdKernelCodeT()
678 header.code_properties |= in EmitAmdKernelCodeT()
683 header.code_properties |= in EmitAmdKernelCodeT()
[all …]
DAMDKernelCodeT.h569 uint32_t code_properties; member
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DAMDGPUAsmPrinter.cpp1236 Out.code_properties |= AMD_CODE_PROPERTY_IS_PTR64; in getAmdKernelCode()
1239 Out.code_properties |= AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK; in getAmdKernelCode()
1241 AMD_HSA_BITS_SET(Out.code_properties, in getAmdKernelCode()
1246 Out.code_properties |= in getAmdKernelCode()
1251 Out.code_properties |= AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR; in getAmdKernelCode()
1254 Out.code_properties |= AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR; in getAmdKernelCode()
1257 Out.code_properties |= AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR; in getAmdKernelCode()
1260 Out.code_properties |= AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID; in getAmdKernelCode()
1263 Out.code_properties |= AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT; in getAmdKernelCode()
1266 Out.code_properties |= AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR; in getAmdKernelCode()
[all …]
DAMDKernelCodeT.h566 uint32_t code_properties; member
/external/llvm-project/llvm/lib/Target/AMDGPU/
DAMDGPUAsmPrinter.cpp1301 Out.code_properties |= AMD_CODE_PROPERTY_IS_PTR64; in getAmdKernelCode()
1304 Out.code_properties |= AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK; in getAmdKernelCode()
1306 AMD_HSA_BITS_SET(Out.code_properties, in getAmdKernelCode()
1311 Out.code_properties |= in getAmdKernelCode()
1316 Out.code_properties |= AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR; in getAmdKernelCode()
1319 Out.code_properties |= AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR; in getAmdKernelCode()
1322 Out.code_properties |= AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR; in getAmdKernelCode()
1325 Out.code_properties |= AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID; in getAmdKernelCode()
1328 Out.code_properties |= AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT; in getAmdKernelCode()
1331 Out.code_properties |= AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR; in getAmdKernelCode()
[all …]
DAMDKernelCodeT.h566 uint32_t code_properties; member
/external/llvm/lib/Target/AMDGPU/Utils/
DAMDKernelCodeTInfo.h26 printBitField<FLD_T(code_properties),\
31 parseBitField<FLD_T(code_properties),\
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/Utils/
DAMDKernelCodeTInfo.h25 printBitField<FLD_T(code_properties),\
30 parseBitField<FLD_T(code_properties),\
DAMDGPUBaseInfo.cpp510 Header.code_properties |= AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32; in initDefaultAMDKernelCodeT()
/external/llvm-project/llvm/lib/Target/AMDGPU/Utils/
DAMDKernelCodeTInfo.h25 printBitField<FLD_T(code_properties),\
30 parseBitField<FLD_T(code_properties),\
DAMDGPUBaseInfo.cpp555 Header.code_properties |= AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32; in initDefaultAMDKernelCodeT()
/external/mesa3d/src/amd/common/
Damd_kernel_code_t.h461 uint32_t code_properties; member
/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_compute.c543 AMD_HSA_BITS_GET(code_object->code_properties, AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE); in setup_scratch_rsrc_user_sgprs()
584 if (AMD_HSA_BITS_GET(code_object->code_properties, in si_setup_user_sgprs_co_v2()
592 if (AMD_HSA_BITS_GET(code_object->code_properties, AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR)) { in si_setup_user_sgprs_co_v2()
634 if (AMD_HSA_BITS_GET(code_object->code_properties, in si_setup_user_sgprs_co_v2()
643 if (code_object->code_properties & workgroup_count_masks[i]) { in si_setup_user_sgprs_co_v2()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/AsmParser/
DAMDGPUAsmParser.cpp4055 if (Header.code_properties & AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32) { in ParseAMDKernelCodeTValue()
/external/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/
DAMDGPUAsmParser.cpp4523 if (Header.code_properties & AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32) { in ParseAMDKernelCodeTValue()