Home
last modified time | relevance | path

Searched refs:db_htile_data_base (Results 1 – 8 of 8) sorted by relevance

/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_state.c2402 surf->db_htile_data_base = 0; in si_init_depth_surface()
2442 surf->db_htile_data_base = (tex->buffer.gpu_address + tex->surface.htile_offset) >> 8; in si_init_depth_surface()
2513 surf->db_htile_data_base = (tex->buffer.gpu_address + tex->surface.htile_offset) >> 8; in si_init_depth_surface()
3138 radeon_set_context_reg(cs, R_028014_DB_HTILE_DATA_BASE, zb->db_htile_data_base); in si_emit_framebuffer_state()
3156 radeon_emit(cs, zb->db_htile_data_base >> 32); /* DB_HTILE_DATA_BASE_HI */ in si_emit_framebuffer_state()
3159 radeon_emit(cs, zb->db_htile_data_base); /* DB_HTILE_DATA_BASE */ in si_emit_framebuffer_state()
3161 S_028018_BASE_HI(zb->db_htile_data_base >> 32)); /* DB_HTILE_DATA_BASE_HI */ in si_emit_framebuffer_state()
3206 radeon_set_context_reg(cs, R_028014_DB_HTILE_DATA_BASE, zb->db_htile_data_base); in si_emit_framebuffer_state()
Dsi_pipe.h422 uint64_t db_htile_data_base; member
/external/mesa3d/src/gallium/drivers/r600/
Dr600_pipe_common.h274 uint64_t db_htile_data_base; member
Dr600_state.c1072 surf->db_htile_data_base = rtex->htile_offset >> 8; in r600_init_depth_surface()
1557 radeon_set_context_reg(cs, R_028014_DB_HTILE_DATA_BASE, a->rsurf->db_htile_data_base); in r600_emit_db_state()
Devergreen_state.c1431 surf->db_htile_data_base = va >> 8; in evergreen_init_depth_surface()
2059 radeon_set_context_reg(cs, R_028014_DB_HTILE_DATA_BASE, a->rsurf->db_htile_data_base); in evergreen_emit_db_state()
/external/mesa3d/src/amd/vulkan/
Dradv_cmd_buffer.c1752 radeon_set_context_reg(cmd_buffer->cs, R_028014_DB_HTILE_DATA_BASE, ds->db_htile_data_base); in radv_emit_fb_ds_state()
1769 radeon_emit(cmd_buffer->cs, ds->db_htile_data_base >> 32); in radv_emit_fb_ds_state()
1772 radeon_emit(cmd_buffer->cs, ds->db_htile_data_base); in radv_emit_fb_ds_state()
1773 radeon_emit(cmd_buffer->cs, S_028018_BASE_HI(ds->db_htile_data_base >> 32)); in radv_emit_fb_ds_state()
1792 radeon_set_context_reg(cmd_buffer->cs, R_028014_DB_HTILE_DATA_BASE, ds->db_htile_data_base); in radv_emit_fb_ds_state()
Dradv_private.h1246 uint64_t db_htile_data_base; member
Dradv_device.c7029 ds->db_htile_data_base = 0; in radv_initialise_ds_surface()
7079 ds->db_htile_data_base = va >> 8; in radv_initialise_ds_surface()
7147 ds->db_htile_data_base = va >> 8; in radv_initialise_ds_surface()