Home
last modified time | relevance | path

Searched refs:facle (Results 1 – 14 of 14) sorted by relevance

/external/llvm-project/llvm/test/MC/AArch64/SVE/
Dfacle-diagnostics.s3 facle p0.b, p0/z, z0.b, z0.b label
8 facle p0.b, p0/z, z0.b, #0.0 label
18 facle p0.d, p0/z, z0.d, z1.d label
24 facle p0.d, p0/z, z0.d, z1.d label
Dfacle.s10 facle p0.h, p0/z, z0.h, z1.h label
16 facle p0.s, p0/z, z0.s, z1.s label
22 facle p0.d, p0/z, z0.d, z1.d label
/external/llvm-project/llvm/test/MC/AArch64/
Dneon-facge-facgt.s14 facle v0.4h, v16.4h, v31.4h
15 facle v4.8h, v15.8h, v7.8h
16 facle v0.2s, v16.2s, v31.2s
17 facle v4.4s, v15.4s, v7.4s
18 facle v29.2d, v5.2d, v2.2d
Dfullfp16-neon-neg.s156 facle v0.4h, v16.4h, v31.4h
158 facle v4.8h, v15.8h, v7.8h
Dneon-diagnostics.s420 facle v0.8h, v1.4h, v2.4h
/external/llvm/test/MC/AArch64/
Dneon-facge-facgt.s14 facle v0.4h, v16.4h, v31.4h
15 facle v4.8h, v15.8h, v7.8h
16 facle v0.2s, v16.2s, v31.2s
17 facle v4.4s, v15.4s, v7.4s
18 facle v29.2d, v5.2d, v2.2d
Dfullfp16-neon-neg.s156 facle v0.4h, v16.4h, v31.4h
158 facle v4.8h, v15.8h, v7.8h
Dneon-diagnostics.s415 facle v0.8h, v1.4h, v2.4h
/external/llvm/lib/Target/AArch64/
DAArch64InstrInfo.td3204 def : InstAlias<"{facle\t$dst.4h, $src1.4h, $src2.4h" #
3205 "|facle.4h\t$dst, $src1, $src2}",
3207 def : InstAlias<"{facle\t$dst.8h, $src1.8h, $src2.8h" #
3208 "|facle.8h\t$dst, $src1, $src2}",
3211 def : InstAlias<"{facle\t$dst.2s, $src1.2s, $src2.2s" #
3212 "|facle.2s\t$dst, $src1, $src2}",
3214 def : InstAlias<"{facle\t$dst.4s, $src1.4s, $src2.4s" #
3215 "|facle.4s\t$dst, $src1, $src2}",
3217 def : InstAlias<"{facle\t$dst.2d, $src1.2d, $src2.2d" #
3218 "|facle.2d\t$dst, $src1, $src2}",
[all …]
/external/llvm-project/llvm/lib/Target/AArch64/
DAArch64InstrInfo.td4293 def : InstAlias<"{facle\t$dst.4h, $src1.4h, $src2.4h" #
4294 "|facle.4h\t$dst, $src1, $src2}",
4296 def : InstAlias<"{facle\t$dst.8h, $src1.8h, $src2.8h" #
4297 "|facle.8h\t$dst, $src1, $src2}",
4300 def : InstAlias<"{facle\t$dst.2s, $src1.2s, $src2.2s" #
4301 "|facle.2s\t$dst, $src1, $src2}",
4303 def : InstAlias<"{facle\t$dst.4s, $src1.4s, $src2.4s" #
4304 "|facle.4s\t$dst, $src1, $src2}",
4306 def : InstAlias<"{facle\t$dst.2d, $src1.2d, $src2.2d" #
4307 "|facle.2d\t$dst, $src1, $src2}",
[all …]
DAArch64SVEInstrInfo.td1592 def : InstAlias<"facle $Zd, $Pg/z, $Zm, $Zn",
1594 def : InstAlias<"facle $Zd, $Pg/z, $Zm, $Zn",
1596 def : InstAlias<"facle $Zd, $Pg/z, $Zm, $Zn",
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64InstrInfo.td4115 def : InstAlias<"{facle\t$dst.4h, $src1.4h, $src2.4h" #
4116 "|facle.4h\t$dst, $src1, $src2}",
4118 def : InstAlias<"{facle\t$dst.8h, $src1.8h, $src2.8h" #
4119 "|facle.8h\t$dst, $src1, $src2}",
4122 def : InstAlias<"{facle\t$dst.2s, $src1.2s, $src2.2s" #
4123 "|facle.2s\t$dst, $src1, $src2}",
4125 def : InstAlias<"{facle\t$dst.4s, $src1.4s, $src2.4s" #
4126 "|facle.4s\t$dst, $src1, $src2}",
4128 def : InstAlias<"{facle\t$dst.2d, $src1.2d, $src2.2d" #
4129 "|facle.2d\t$dst, $src1, $src2}",
[all …]
DAArch64SVEInstrInfo.td1064 def : InstAlias<"facle $Zd, $Pg/z, $Zm, $Zn",
1066 def : InstAlias<"facle $Zd, $Pg/z, $Zm, $Zn",
1068 def : InstAlias<"facle $Zd, $Pg/z, $Zm, $Zn",
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/
DAArch64GenAsmMatcher.inc12496 "ext\004extr\004fabd\004fabs\005facge\005facgt\005facle\005faclt\004fadd"
13645 …{ 1060 /* facle */, AArch64::FACGE32, Convert__Reg1_0__Reg1_2__Reg1_1, AMFBS_None, { MCK_FPR32, MC…
13646 …{ 1060 /* facle */, AArch64::FACGE64, Convert__Reg1_0__Reg1_2__Reg1_1, AMFBS_None, { MCK_FPR64, MC…
13647 …{ 1060 /* facle */, AArch64::FACGE_PPzZZ_H, Convert__SVEPredicateHReg1_0__SVEPredicate3bAnyReg1_1_…
13648 …{ 1060 /* facle */, AArch64::FACGE_PPzZZ_S, Convert__SVEPredicateSReg1_0__SVEPredicate3bAnyReg1_1_…
13649 …{ 1060 /* facle */, AArch64::FACGE_PPzZZ_D, Convert__SVEPredicateDReg1_0__SVEPredicate3bAnyReg1_1_…
13650 …{ 1060 /* facle */, AArch64::FACGEv2f64, Convert__VectorReg1281_0__VectorReg1281_4__VectorReg1281_…
13651 …{ 1060 /* facle */, AArch64::FACGEv4f32, Convert__VectorReg1281_0__VectorReg1281_4__VectorReg1281_…
13652 …{ 1060 /* facle */, AArch64::FACGEv8f16, Convert__VectorReg1281_0__VectorReg1281_4__VectorReg1281_…
13653 …{ 1060 /* facle */, AArch64::FACGEv2f32, Convert__VectorReg641_0__VectorReg641_4__VectorReg641_2, …
[all …]