/external/llvm-project/llvm/test/MC/AArch64/SVE/ |
D | frinta.s | 10 frinta z31.h, p7/m, z31.h label 16 frinta z31.s, p7/m, z31.s label 22 frinta z31.d, p7/m, z31.d label 38 frinta z4.d, p7/m, z31.d label 50 frinta z4.d, p7/m, z31.d label
|
D | frinta-diagnostics.s | 3 frinta z0.b, p0/m, z0.b label 8 frinta z0.s, p0/z, z0.s label 13 frinta z0.s, p8/m, z0.s label
|
/external/llvm-project/llvm/test/CodeGen/AArch64/ |
D | arm64-rounding.ll | 110 ; CHECK: frinta 121 ; CHECK: frinta 187 ; CHECK: frinta 196 ; CHECK: frinta
|
D | sve-fixed-length-fp-rounding.ll | 1018 ; CHECK: frinta v0.4h, v0.4h 1027 ; CHECK: frinta v0.8h, v0.8h 1037 ; CHECK-NEXT: frinta [[RES:z[0-9]+]].h, [[PG]]/m, [[OP]].h 1050 ; VBITS_GE_512-NEXT: frinta [[RES:z[0-9]+]].h, [[PG]]/m, [[OP]].h 1059 ; VBITS_EQ_256-DAG: frinta [[RES_LO:z[0-9]+]].h, [[PG]]/m, [[OP_LO]].h 1060 ; VBITS_EQ_256-DAG: frinta [[RES_HI:z[0-9]+]].h, [[PG]]/m, [[OP_HI]].h 1074 ; VBITS_GE_1024-NEXT: frinta [[RES:z[0-9]+]].h, [[PG]]/m, [[OP]].h 1087 ; VBITS_GE_2048-NEXT: frinta [[RES:z[0-9]+]].h, [[PG]]/m, [[OP]].h 1099 ; CHECK: frinta v0.2s, v0.2s 1108 ; CHECK: frinta v0.4s, v0.4s [all …]
|
D | sve-fp-rounding.ll | 258 ; CHECK-NEXT: frinta z0.h, p0/m, z0.h 268 ; CHECK-NEXT: frinta z0.h, p0/m, z0.h 278 ; CHECK-NEXT: frinta z0.h, p0/m, z0.h 288 ; CHECK-NEXT: frinta z0.s, p0/m, z0.s 298 ; CHECK-NEXT: frinta z0.s, p0/m, z0.s 308 ; CHECK-NEXT: frinta z0.d, p0/m, z0.d
|
D | arm64-vfloatintrinsics.ll | 236 ; CHECK-NOFP16-COUNT-4: frinta s{{[0-9]+}}, s{{[0-9]+}} 238 ; CHECK-FP16: frinta.4h 241 ; GISEL-NOFP16-COUNT-4: frinta s{{[0-9]+}}, s{{[0-9]+}} 243 ; GISEL-FP16: frinta.4h 493 ; CHECK-NOFP16-COUNT-8: frinta s{{[0-9]+}}, s{{[0-9]+}} 495 ; CHECK-FP16: frinta.8h 498 ; GISEL-NOFP16-COUNT-8: frinta s{{[0-9]+}}, s{{[0-9]+}} 500 ; GISEL-FP16: frinta.8h
|
D | sve-intrinsics-fp-arith.ll | 1020 ; CHECK: frinta z0.h, p0/m, z1.h 1022 %out = call <vscale x 8 x half> @llvm.aarch64.sve.frinta.nxv8f16(<vscale x 8 x half> %a, 1030 ; CHECK: frinta z0.s, p0/m, z1.s 1032 %out = call <vscale x 4 x float> @llvm.aarch64.sve.frinta.nxv4f32(<vscale x 4 x float> %a, 1040 ; CHECK: frinta z0.d, p0/m, z1.d 1042 %out = call <vscale x 2 x double> @llvm.aarch64.sve.frinta.nxv2f64(<vscale x 2 x double> %a, 1627 declare <vscale x 8 x half> @llvm.aarch64.sve.frinta.nxv8f16(<vscale x 8 x half>, <vscale x 8 x i1>… 1628 declare <vscale x 4 x float> @llvm.aarch64.sve.frinta.nxv4f32(<vscale x 4 x float>, <vscale x 4 x i… 1629 declare <vscale x 2 x double> @llvm.aarch64.sve.frinta.nxv2f64(<vscale x 2 x double>, <vscale x 2 x…
|
D | arm64-vcvt.ll | 498 ;CHECK: frinta.2s v0, v0 507 ;CHECK: frinta.4s v0, v0 516 ;CHECK: frinta.2d v0, v0
|
D | f16-instructions.ll | 1272 ; CHECK-CVT-NEXT: frinta [[INT32:s[0-9]+]], [[FLOAT32]] 1278 ; GISEL-CVT-NEXT: frinta [[INT32:s[0-9]+]], [[FLOAT32]] 1284 ; CHECK-FP16-NEXT: frinta h0, h0 1288 ; GISEL-FP16-NEXT: frinta h0, h0
|
/external/llvm/test/CodeGen/AArch64/ |
D | arm64-rounding.ll | 110 ; CHECK: frinta 121 ; CHECK: frinta 187 ; CHECK: frinta 196 ; CHECK: frinta
|
D | arm64-vcvt.ll | 309 ;CHECK: frinta.2s v0, v0 318 ;CHECK: frinta.4s v0, v0 327 ;CHECK: frinta.2d v0, v0
|
/external/llvm-project/llvm/test/MC/AArch64/ |
D | neon-simd-misc.s | 473 frinta v4.4h, v0.4h 474 frinta v6.8h, v8.8h 475 frinta v6.4s, v8.4s 476 frinta v6.2d, v8.2d 477 frinta v4.2s, v0.2s
|
D | fullfp16-neon-neg.s | 12 frinta.4h v0, v0 36 frinta.8h v0, v0 306 frinta v4.4h, v0.4h 308 frinta v6.8h, v8.8h
|
D | arm64-fp-encoding.s | 622 frinta h1, h2 623 frinta s1, s2 624 frinta d1, d2 define 626 ; FP16: frinta h1, h2 ; encoding: [0x41,0x40,0xe6,0x1e] 628 ; NO-FP16-NEXT: frinta h1, h2 629 ; CHECK: frinta s1, s2 ; encoding: [0x41,0x40,0x26,0x1e] 630 ; CHECK: frinta d1, d2 ; encoding: [0x41,0x40,0x66,0x1e]
|
D | arm64-advsimd.s | 577 frinta.2s v0, v0 627 ; CHECK: frinta.2s v0, v0 ; encoding: [0x00,0x88,0x21,0x2e] 674 frinta.4h v0, v0 687 ; CHECK: frinta.4h v0, v0 ; encoding: [0x00,0x88,0x79,0x2e] 700 frinta.8h v0, v0 713 ; CHECK: frinta.8h v0, v0 ; encoding: [0x00,0x88,0x79,0x6e]
|
D | neon-diagnostics.s | 5801 frinta v0.16b, v31.16b 5802 frinta v2.8h, v4.8h 5803 frinta v1.8b, v9.8b 5804 frinta v13.4h, v21.4h
|
/external/llvm/test/MC/AArch64/ |
D | neon-simd-misc.s | 473 frinta v4.4h, v0.4h 474 frinta v6.8h, v8.8h 475 frinta v6.4s, v8.4s 476 frinta v6.2d, v8.2d 477 frinta v4.2s, v0.2s
|
D | fullfp16-neon-neg.s | 12 frinta.4h v0, v0 36 frinta.8h v0, v0 306 frinta v4.4h, v0.4h 308 frinta v6.8h, v8.8h
|
D | arm64-fp-encoding.s | 622 frinta h1, h2 623 frinta s1, s2 624 frinta d1, d2 define 626 ; FP16: frinta h1, h2 ; encoding: [0x41,0x40,0xe6,0x1e] 628 ; NO-FP16-NEXT: frinta h1, h2 629 ; CHECK: frinta s1, s2 ; encoding: [0x41,0x40,0x26,0x1e] 630 ; CHECK: frinta d1, d2 ; encoding: [0x41,0x40,0x66,0x1e]
|
D | arm64-advsimd.s | 577 frinta.2s v0, v0 627 ; CHECK: frinta.2s v0, v0 ; encoding: [0x00,0x88,0x21,0x2e] 674 frinta.4h v0, v0 687 ; CHECK: frinta.4h v0, v0 ; encoding: [0x00,0x88,0x79,0x2e] 700 frinta.8h v0, v0 713 ; CHECK: frinta.8h v0, v0 ; encoding: [0x00,0x88,0x79,0x6e]
|
/external/vixl/test/aarch64/ |
D | test-disasm-fp-aarch64.cc | 100 COMPARE(frinta(s10, s11), "frinta s10, s11"); in TEST() 101 COMPARE(frinta(s31, s30), "frinta s31, s30"); in TEST() 102 COMPARE(frinta(d12, d13), "frinta d12, d13"); in TEST() 103 COMPARE(frinta(d31, d30), "frinta d31, d30"); in TEST()
|
/external/capstone/suite/MC/AArch64/ |
D | neon-simd-misc.s.cs | 147 0x06,0x89,0x21,0x6e = frinta v6.4s, v8.4s 148 0x06,0x89,0x61,0x6e = frinta v6.2d, v8.2d 149 0x04,0x88,0x21,0x2e = frinta v4.2s, v0.2s
|
/external/vixl/doc/ |
D | changelog.md | 82 + Fixed simulation of `frintn` and `frinta` for corner cases. 99 `frinta`, `fcvtau` and `fcvtas`.
|
/external/llvm-project/llvm/test/MC/Disassembler/AArch64/ |
D | arm64-scalar-fp.txt | 261 # FP16: frinta h1, h2 262 # CHECK: frinta s1, s2 263 # CHECK: frinta d1, d2
|
/external/llvm/test/MC/Disassembler/AArch64/ |
D | arm64-scalar-fp.txt | 261 # FP16: frinta h1, h2 262 # CHECK: frinta s1, s2 263 # CHECK: frinta d1, d2
|