Home
last modified time | relevance | path

Searched refs:g5 (Results 1 – 25 of 468) sorted by relevance

12345678910>>...19

/external/llvm-project/clang/test/Analysis/
Dgmalloc.c34 gpointer g5 = g_malloc_n(n_bytes, sizeof(char)); in f1() local
36 g5 = g_realloc_n(g5, n_bytes * 2, sizeof(char)); in f1()
53 gpointer g5 = g_malloc_n(n_bytes, sizeof(char)); in f2() local
55 g5 = g_realloc_n(g5, n_bytes * 2, sizeof(char)); in f2()
73 gpointer g5 = g_malloc_n(n_bytes, sizeof(char)); in f3() local
75 …g5 = g_realloc_n(g5, n_bytes * 2, sizeof(char)); // expected-warning{{Potential leak of memory poi… in f3()
92 gpointer g5 = g_malloc_n(n_bytes, sizeof(char)); in f4() local
94 …g5 = g_realloc_n(g5, n_bytes * 2, sizeof(char)); // expected-warning{{Potential leak of memory poi… in f4()
112 gpointer g5 = g_malloc_n(n_bytes, sizeof(char)); in f5() local
114 …g5 = g_realloc_n(g5, n_bytes * 2, sizeof(char)); // expected-warning{{Potential leak of memory poi… in f5()
[all …]
/external/llvm-project/clang/test/CodeGen/
Dbitfield-2.c213 struct s5 g5 = { 0xdeadbeef, 0xdeadbeef }; variable
229 struct s5 g5 = { 0xdeadbeef, 0xdeadbeef, 0xdeadbeef }; in test_5() local
231 res ^= g5.f0 ^ g5.f1 ^ g5.f2; in test_5()
232 res ^= f5_load(&g5) ^ f5_store(&g5) ^ f5_reload(&g5); in test_5()
233 res ^= g5.f0 ^ g5.f1 ^ g5.f2; in test_5()
/external/clang/test/CodeGen/
Dbitfield-2.c213 struct s5 g5 = { 0xdeadbeef, 0xdeadbeef }; variable
229 struct s5 g5 = { 0xdeadbeef, 0xdeadbeef, 0xdeadbeef }; in test_5() local
231 res ^= g5.f0 ^ g5.f1 ^ g5.f2; in test_5()
232 res ^= f5_load(&g5) ^ f5_store(&g5) ^ f5_reload(&g5); in test_5()
233 res ^= g5.f0 ^ g5.f1 ^ g5.f2; in test_5()
/external/mesa3d/src/mesa/sparc/
Dsparc_clip.S99 ld [%i0 + 0x0c], %g5 ! LSU Group
102 addcc %g5, %g5, %g5 ! IEU1 Group
106 subcc %g5, %g4, %g0 ! IEU1 Group
111 subcc %g5, %g4, %g0 ! IEU1 Group
116 subcc %g5, %g4, %g0 ! IEU1 Group
186 1: ld [%i0 + 0x0c], %g5 ! LSU Group
188 addcc %g5, %g5, %g5 ! IEU1 Group
192 subcc %g5, %g4, %g0 ! IEU1 Group
197 subcc %g5, %g4, %g0 ! IEU1 Group
202 subcc %g5, %g4, %g0 ! IEU1 Group
/external/mesa3d/src/intel/tools/tests/gen8/
Dsel.asm5 sel.ge(8) g10<1>F g4<8,8,1>F g5<8,8,1>F { align1 1Q };
13 sel.l(16) g5<1>D g3<8,8,1>D 1D { align1 1H };
17 sel.l(8) g18<1>DF g5<0,1,0>DF g5.1<0,1,0>DF { align1 1Q };
19 sel.ge(8) g19<1>UD g5<0,1,0>UD g5.4<0,1,0>UD { align1 1Q };
21 (+f0.0) sel(8) g26<1>F g5<0,1,0>F (abs)g5.3<0,1,0>F { align1 1Q };
26 sel.ge(8) g5<1>DF g2<0,1,0>DF g2.2<0,1,0>DF { align1 1Q };
Dcsel.asm3 csel.le(8) g21<1>F (abs)g5.3<0,1,0>F g5.0<0,1,0>F g5.3<0,1,0>F { align16 1Q };
5 csel.le(8) g21<1>F g5.0<0,1,0>F (abs)g5.1<0,1,0>F g5.1<0,1,0>F { align16 1Q };
/external/mesa3d/src/intel/tools/tests/gen4.5/
Ddp3.asm1 dp3(8) g5<1>.xF g5<4>.xyzzF g5<4>.xyzzF { align16 };
7 dp3(8) m5<1>.xF g4<4>.xyzzF g5<4>.xyzzF { align16 };
9 dp3.sat(8) g4<1>.xF g4<4>.xyzzF g5<4>.xyzzF { align16 };
Ddp4.asm2 dp4(8) g4<1>.xF g5<4>F g1<0>F { align16 NoDDClr };
3 dp4(8) g4<1>.yF g5<4>F g1.4<0>F { align16 NoDDClr,NoDDChk };
4 dp4(8) g4<1>.wF g5<4>F g2.4<0>F { align16 NoDDChk };
5 dp4(8) m5<1>.xF g4<4>F g5<4>F { align16 };
Ddph.asm1 dph(8) m5<1>.xF g4<4>.xyzxF g5<4>F { align16 };
3 dph(8) g5<1>.xF g4<4>.xyzxF g1<0>F { align16 NoDDClr };
4 dph(8) g5<1>.yF g4<4>.xyzxF g1.4<0>F { align16 NoDDClr,NoDDChk };
5 dph(8) g6<1>.wF g5<4>.xyzxF g2.4<0>F { align16 NoDDChk };
/external/mesa3d/src/intel/tools/tests/gen4/
Ddp3.asm1 dp3(8) g5<1>.xF g5<4>.xyzzF g5<4>.xyzzF { align16 };
7 dp3(8) m5<1>.xF g4<4>.xyzzF g5<4>.xyzzF { align16 };
9 dp3.sat(8) g4<1>.xF g4<4>.xyzzF g5<4>.xyzzF { align16 };
Ddph.asm1 dph(8) m5<1>.xF g4<4>.xyzxF g5<4>F { align16 };
3 dph(8) g5<1>.xF g4<4>.xyzxF g1<0>F { align16 NoDDClr };
4 dph(8) g5<1>.yF g4<4>.xyzxF g1.4<0>F { align16 NoDDClr,NoDDChk };
5 dph(8) g6<1>.wF g5<4>.xyzxF g2.4<0>F { align16 NoDDChk };
Ddp4.asm2 dp4(8) g4<1>.xF g5<4>F g1<0>F { align16 NoDDClr };
3 dp4(8) g4<1>.yF g5<4>F g1.4<0>F { align16 NoDDClr,NoDDChk };
4 dp4(8) g4<1>.wF g5<4>F g2.4<0>F { align16 NoDDChk };
5 dp4(8) m5<1>.xF g4<4>F g5<4>F { align16 };
/external/mesa3d/src/intel/tools/tests/gen9/
Dcsel.asm3 csel.le(8) g21<1>F (abs)g5.3<0,1,0>F g5.0<0,1,0>F g5.3<0,1,0>F { align16 1Q };
5 csel.le(8) g21<1>F g5.0<0,1,0>F (abs)g5.1<0,1,0>F g5.1<0,1,0>F { align16 1Q };
Dsel.asm14 sel.l(16) g5<1>D g3<8,8,1>D 1D { align1 1H };
17 sel.l(8) g18<1>DF g5<0,1,0>DF g5.1<0,1,0>DF { align1 1Q };
19 sel.ge(8) g19<1>UD g5<0,1,0>UD g5.4<0,1,0>UD { align1 1Q };
21 (+f0.0) sel(8) g26<1>F g5<0,1,0>F (abs)g5.3<0,1,0>F { align1 1Q };
26 sel.ge(8) g5<1>DF g2<0,1,0>DF g2.2<0,1,0>DF { align1 1Q };
/external/mesa3d/src/intel/tools/tests/gen7/
Dcmp.asm11 cmp.l.f0.0(8) g5<1>F g23<8,8,1>F g51<0,1,0>F { align1 1Q };
17 cmp.l.f0.0(8) g12<1>.xF g5.4<0>.zF g5.4<0>.wF { align16 1Q };
24 cmp.z.f0.0(8) g38<1>F g5<8,8,1>F g6.3<0,1,0>F { align1 2Q };
25 cmp.z.f0.0(8) g5<1>D g2.1<0,1,0>D 39D { align1 1Q };
35 cmp.nz.f0.0(8) g8<1>D g5<8,8,1>D g3.1<0,1,0>D { align1 1Q };
37 cmp.nz.f0.0(8) g6<1>F g5<8,8,1>F g2.2<0,1,0>F { align1 1Q };
39 cmp.ge.f0.0(8) g12<1>.xD g5.4<0>.zD g5.4<0>.wD { align16 1Q };
45 cmp.l.f0.0(8) null<1>.xF g5<4>.xF g13<4>.xF { align16 1Q switch };
67 cmp.z.f0.0(8) g5<1>D g4<8,8,1>D g2.5<0,1,0>D { align1 1Q };
87 cmp.g.f0.0(8) g5<1>UD g2<0,1,0>UD 0x00000001UD { align1 1Q };
[all …]
Ddph.asm1 dph(8) g116<1>.xF g4<4>.xyzxF g5<4>F { align16 1Q };
3 dph(8) g115<1>.xF g5<4>.xyzxF g1<0>F { align16 NoDDClr 1Q };
4 dph(8) g115<1>.yF g5<4>.xyzxF g1.4<0>F { align16 NoDDClr,NoDDChk 1Q };
5 dph(8) g115<1>.wF g5<4>.xyzxF g2.4<0>F { align16 NoDDChk 1Q };
/external/igt-gpu-tools/assembler/doc/examples/
Dpacked_yuv_wm.g4a4 * X1_R is g5
43 mov (1) g5<1>F g1.16<0,1,0>UW { align1 };
44 add (1) g5.4<1>F g1.16<0,1,0>UW 1UB { align1 };
45 mov (1) g5.8<1>F g1.16<0,1,0>UW { align1 };
46 add (1) g5.12<1>F g1.16<0,1,0>UW 1UB { align1 };
53 mov (1) g5.16<1>F g1.20<0,1,0>UW { align1 };
54 add (1) g5.20<1>F g1.20<0,1,0>UW 1UB { align1 };
55 mov (1) g5.24<1>F g1.20<0,1,0>UW { align1 };
56 add (1) g5.28<1>F g1.20<0,1,0>UW 1UB { align1 };
66 add (8) g5<1>F g5<8,8,1>F -g1<0,1,0>F { align1 };
[all …]
/external/mesa3d/src/intel/tools/tests/gen7.5/
Dmul.asm1 mul(8) g45<1>.xF g5.4<0>.zF g5.4<0>.zF { align16 1Q };
3 mul(8) g39<1>.xD g5<0>.xD 2D { align16 1Q };
9 mul(8) g7<1>F g5<8,8,1>F 0x3e800000F /* 0.25F */ { align1 1Q };
18 mul.sat(8) g2<1>F g6<8,8,1>F g5<8,8,1>F { align1 1Q };
21 mul.l.f0.0(8) null<1>.xF g6<0>.xF g5.4<0>.wF { align16 1Q };
24 mul(8) acc0<1>UD g5<8,8,1>UD g13<8,8,1>UD { align1 2Q };
31 mul(8) acc0<1>UD g5<4>.xUD 0xaaaaaaabUD { align16 1Q };
32 mul(8) acc0<1>D g5<4>.xD 1431655766D { align16 1Q };
34 mul(8) acc0<1>D g5<8,8,1>D g9<8,8,1>D { align1 1Q };
Ddph.asm1 dph(8) g116<1>.xF g4<4>.xyzxF g5<4>F { align16 1Q };
3 dph(8) g115<1>.xF g5<4>.xyzxF g1<0>F { align16 NoDDClr 1Q };
4 dph(8) g115<1>.yF g5<4>.xyzxF g1.4<0>F { align16 NoDDClr,NoDDChk 1Q };
5 dph(8) g115<1>.wF g5<4>.xyzxF g2.4<0>F { align16 NoDDChk 1Q };
/external/mesa3d/src/intel/tools/tests/gen6/
Dmad.asm4 mad(8) m3<1>F g20<4,4,1>F g5<4,4,1>.wF g22<4,4,1>F { align16 1Q };
5 mad.le.f0.0(8) g5<1>F g3<4,4,1>F g4.2<0,1,0>F g21<4,4,1>F { align16 1Q };
8 mad(8) g5<1>F -g3.0<0,1,0>F g2.3<0,1,0>F g2.0<0,1,0>F { align16 1Q };
9 mad(8) g5<1>F -g3.0<0,1,0>F g2.3<0,1,0>F g2.0<0,1,0>F { align16 2Q };
25 mad(8) g2<1>F g45.4<0,1,0>F -g45.5<0,1,0>F g5<4,4,1>F { align16 2Q };
29 mad(8) g13<1>F -g5<4,4,1>F (abs)g3<4,4,1>F g17.0<0,1,0>F { align16 2Q };
31 mad(8) g5<1>F -g20.0<0,1,0>F g11<4,4,1>F (abs)g6<4,4,1>F { align16 1Q };
32 mad(8) g13<1>F g20.1<0,1,0>F g5<4,4,1>F (abs)g6<4,4,1>F { align16 1Q };
37 mad(8) g5<1>.xF -g16<4,4,1>.xF g2.2<0,1,0>F g1.5<0,1,0>F { align16 NoDDClr 1Q };
39 mad(8) g5<1>.zF -g26<4,4,1>.xF g1.6<0,1,0>F g1.1<0,1,0>F { align16 NoDDChk 1Q };
Ddph.asm1 dph(8) m4<1>.xF g4<4>.xyzxF g5<4>F { align16 1Q };
3 dph(8) m3<1>.xF g5<4>.xyzxF g1<0>F { align16 NoDDClr 1Q };
4 dph(8) m3<1>.yF g5<4>.xyzxF g1.4<0>F { align16 NoDDClr,NoDDChk 1Q };
5 dph(8) m3<1>.wF g5<4>.xyzxF g2.4<0>F { align16 NoDDChk 1Q };
/external/mesa3d/src/intel/tools/tests/gen5/
Ddp4.asm2 dp4(8) g4<1>.xF g5<4>F g1<0>F { align16 NoDDClr };
3 dp4(8) g4<1>.yF g5<4>F g1.4<0>F { align16 NoDDClr,NoDDChk };
4 dp4(8) g4<1>.wF g5<4>F g2.4<0>F { align16 NoDDChk };
5 dp4(8) m5<1>.xF g4<4>F g5<4>F { align16 };
/external/deqp-deps/glslang/Test/
D430AofA.frag8 float g5[5][7];
69 g4 = foo(g5);
70 g5 = g4; // ERROR, wrong types
74 bar(g5);
76 if (foo(g5) == g4)
78 if (foo(g5) == g5) // ERROR, different types
D310AofA.vert42 float g5[5][7];
77 g4 = foo(g5);
78 g5 = g4; // ERROR, wrong types
82 bar(g5);
84 if (foo(g5) == g4)
86 if (foo(g5) == g5) // ERROR, different types
/external/angle/third_party/vulkan-deps/glslang/src/Test/
D310AofA.vert42 float g5[5][7];
77 g4 = foo(g5);
78 g5 = g4; // ERROR, wrong types
82 bar(g5);
84 if (foo(g5) == g4)
86 if (foo(g5) == g5) // ERROR, different types

12345678910>>...19