/external/llvm/lib/Target/Hexagon/ |
D | HexagonOptAddrMode.cpp | 119 if (HII->getAddrMode(MI) == HexagonII::BaseRegOffset) in INITIALIZE_PASS_DEPENDENCY() 122 else if (HII->getAddrMode(MI) == HexagonII::BaseImmOffset) in INITIALIZE_PASS_DEPENDENCY() 174 HII->getAddrMode(UseMI) != HexagonII::BaseImmOffset || in canRemoveAddasl() 316 if (HII->getAddrMode(OldMI) == HexagonII::BaseRegOffset) { in changeLoad() 326 } else if (HII->getAddrMode(OldMI) == HexagonII::BaseImmOffset) { in changeLoad() 373 if (HII->getAddrMode(OldMI) == HexagonII::BaseRegOffset) { in changeStore() 382 } else if (HII->getAddrMode(OldMI) == HexagonII::BaseImmOffset) { in changeStore() 415 if (HII->getAddrMode(MI) == HexagonII::BaseImmOffset) { in getBaseWithLongOffset() 445 assert(HII->getAddrMode(UseMI) == HexagonII::BaseImmOffset); in changeAddAsl()
|
D | HexagonInstrInfo.h | 373 unsigned getAddrMode(const MachineInstr* MI) const;
|
D | HexagonRDFOpt.cpp | 207 if (HII.getAddrMode(MI) != HexagonII::PostInc) in rewrite()
|
D | HexagonInstrInfo.cpp | 1702 return (getAddrMode(MI) == HexagonII::AbsoluteSet); in isAbsoluteSet() 2378 return getAddrMode(MI) == HexagonII::PostInc; in isPostIncrement() 2995 switch (getAddrMode(MI)) { in hasNonExtEquivalent() 3138 unsigned HexagonInstrInfo::getAddrMode(const MachineInstr* MI) const { in getAddrMode() function in HexagonInstrInfo 3149 if (getAddrMode(MI) != HexagonII::BaseImmOffset && in getBaseAndOffset() 3150 getAddrMode(MI) != HexagonII::BaseLongOffset && in getBaseAndOffset() 4088 switch (getAddrMode(MI)) { in getNonExtOpcode()
|
/external/llvm-project/llvm/lib/Target/Hexagon/ |
D | HexagonOptAddrMode.cpp | 138 if (HII->getAddrMode(MI) == HexagonII::BaseRegOffset) in INITIALIZE_PASS_DEPENDENCY() 141 else if (HII->getAddrMode(MI) == HexagonII::BaseImmOffset) in INITIALIZE_PASS_DEPENDENCY() 196 HII->getAddrMode(UseMI) != HexagonII::BaseImmOffset || in canRemoveAddasl() 359 HII->getAddrMode(*MI) != HexagonII::BaseImmOffset || in processAddUses() 495 if (HII->getAddrMode(*OldMI) == HexagonII::BaseRegOffset) { in changeLoad() 505 } else if (HII->getAddrMode(*OldMI) == HexagonII::BaseImmOffset && in changeLoad() 555 if (HII->getAddrMode(*OldMI) == HexagonII::BaseRegOffset) { in changeStore() 565 } else if (HII->getAddrMode(*OldMI) == HexagonII::BaseImmOffset) { in changeStore() 597 if (HII->getAddrMode(MI) == HexagonII::BaseImmOffset) { in getBaseWithLongOffset() 627 assert(HII->getAddrMode(*UseMI) == HexagonII::BaseImmOffset); in changeAddAsl()
|
D | HexagonSubtarget.cpp | 345 HII.getAddrMode(L0) != HexagonII::BaseImmOffset) in apply() 358 HII.getAddrMode(L1) != HexagonII::BaseImmOffset) in apply()
|
D | HexagonRDFOpt.cpp | 221 if (HII.getAddrMode(MI) != HexagonII::PostInc) in rewrite()
|
D | HexagonInstrInfo.h | 432 unsigned getAddrMode(const MachineInstr &MI) const;
|
D | HexagonInstrInfo.cpp | 1569 return getAddrMode(MI) == HexagonII::PostInc; in isPostIncrement() 2031 return (getAddrMode(MI) == HexagonII::AbsoluteSet); in isAbsoluteSet() 2040 return getAddrMode(MI) == HexagonII::BaseImmOffset; in isBaseImmOffset() 3035 switch (getAddrMode(MI)) { in hasNonExtEquivalent() 3182 unsigned HexagonInstrInfo::getAddrMode(const MachineInstr &MI) const { in getAddrMode() function in HexagonInstrInfo 3195 if (getAddrMode(MI) != HexagonII::BaseImmOffset && in getBaseAndOffset() 3196 getAddrMode(MI) != HexagonII::BaseLongOffset && in getBaseAndOffset() 4426 switch (getAddrMode(MI)) { in getNonExtOpcode()
|
D | HexagonConstExtenders.cpp | 1156 unsigned AM = HII->getAddrMode(MI); in recordExtender() 1668 unsigned AM = HII->getAddrMode(MI); in replaceInstrExact() 1865 unsigned AM = HII->getAddrMode(MI); in replaceInstr()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
D | HexagonOptAddrMode.cpp | 138 if (HII->getAddrMode(MI) == HexagonII::BaseRegOffset) in INITIALIZE_PASS_DEPENDENCY() 141 else if (HII->getAddrMode(MI) == HexagonII::BaseImmOffset) in INITIALIZE_PASS_DEPENDENCY() 196 HII->getAddrMode(UseMI) != HexagonII::BaseImmOffset || in canRemoveAddasl() 359 HII->getAddrMode(*MI) != HexagonII::BaseImmOffset || in processAddUses() 495 if (HII->getAddrMode(*OldMI) == HexagonII::BaseRegOffset) { in changeLoad() 505 } else if (HII->getAddrMode(*OldMI) == HexagonII::BaseImmOffset && in changeLoad() 555 if (HII->getAddrMode(*OldMI) == HexagonII::BaseRegOffset) { in changeStore() 564 } else if (HII->getAddrMode(*OldMI) == HexagonII::BaseImmOffset) { in changeStore() 596 if (HII->getAddrMode(MI) == HexagonII::BaseImmOffset) { in getBaseWithLongOffset() 626 assert(HII->getAddrMode(*UseMI) == HexagonII::BaseImmOffset); in changeAddAsl()
|
D | HexagonSubtarget.cpp | 275 HII.getAddrMode(L0) != HexagonII::BaseImmOffset) in apply() 288 HII.getAddrMode(L1) != HexagonII::BaseImmOffset) in apply()
|
D | HexagonRDFOpt.cpp | 221 if (HII.getAddrMode(MI) != HexagonII::PostInc) in rewrite()
|
D | HexagonInstrInfo.h | 429 unsigned getAddrMode(const MachineInstr &MI) const;
|
D | HexagonInstrInfo.cpp | 1546 return getAddrMode(MI) == HexagonII::PostInc; in isPostIncrement() 2003 return (getAddrMode(MI) == HexagonII::AbsoluteSet); in isAbsoluteSet() 2012 return getAddrMode(MI) == HexagonII::BaseImmOffset; in isBaseImmOffset() 3001 switch (getAddrMode(MI)) { in hasNonExtEquivalent() 3148 unsigned HexagonInstrInfo::getAddrMode(const MachineInstr &MI) const { in getAddrMode() function in HexagonInstrInfo 3161 if (getAddrMode(MI) != HexagonII::BaseImmOffset && in getBaseAndOffset() 3162 getAddrMode(MI) != HexagonII::BaseLongOffset && in getBaseAndOffset() 4245 switch (getAddrMode(MI)) { in getNonExtOpcode()
|
D | HexagonConstExtenders.cpp | 1157 unsigned AM = HII->getAddrMode(MI); in recordExtender() 1651 unsigned AM = HII->getAddrMode(MI); in replaceInstrExact() 1848 unsigned AM = HII->getAddrMode(MI); in replaceInstr()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/MCTargetDesc/ |
D | HexagonMCInstrInfo.h | 114 unsigned getAddrMode(MCInstrInfo const &MCII, MCInst const &MCI);
|
D | HexagonMCChecker.cpp | 467 HexagonMCInstrInfo::getAddrMode(MCII, *std::get<0>(Producer)); in checkNewValues()
|
D | HexagonMCInstrInfo.cpp | 216 unsigned HexagonMCInstrInfo::getAddrMode(MCInstrInfo const &MCII, in getAddrMode() function in HexagonMCInstrInfo
|
/external/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/ |
D | HexagonMCInstrInfo.h | 116 unsigned getAddrMode(MCInstrInfo const &MCII, MCInst const &MCI);
|
D | HexagonMCChecker.cpp | 477 HexagonMCInstrInfo::getAddrMode(MCII, *std::get<0>(Producer)); in checkNewValues()
|
D | HexagonMCInstrInfo.cpp | 241 unsigned HexagonMCInstrInfo::getAddrMode(MCInstrInfo const &MCII, in getAddrMode() function in HexagonMCInstrInfo
|
/external/swiftshader/third_party/subzero/src/ |
D | IceTargetLoweringARM32.cpp | 2010 Mem->getShiftAmt(), Mem->getAddrMode()); in legalizeMemOperand() 2101 assert(Mem->getAddrMode() == OperandARM32Mem::Offset || in loOperand() 2102 Mem->getAddrMode() == OperandARM32Mem::NegOffset); in loOperand() 2107 Mem->getAddrMode()); in loOperand() 2110 Mem->getOffset(), Mem->getAddrMode()); in loOperand() 2130 assert(Mem->getAddrMode() == OperandARM32Mem::Offset || in hiOperand() 2131 Mem->getAddrMode() == OperandARM32Mem::NegOffset); in hiOperand() 2146 Mem->getAddrMode()); in hiOperand() 2170 Mem->getAddrMode()); in hiOperand() 6384 Mem->getAddrMode()); in legalize() [all …]
|
D | IceInstMIPS32.h | 137 AddrMode getAddrMode() const { return Mode; } in getAddrMode() function 163 if (getAddrMode() == Offset) { in dump()
|
D | IceTargetLoweringMIPS32.cpp | 2240 assert(Mem->getAddrMode() == OperandMIPS32Mem::Offset); in loOperand() 2242 Mem->getOffset(), Mem->getAddrMode()); in loOperand() 2256 assert(Mem->getAddrMode() == OperandMIPS32Mem::Offset); in getOperandAtIndex() 2274 Mem->getAddrMode()); in getOperandAtIndex() 2297 assert(Mem->getAddrMode() == OperandMIPS32Mem::Offset); in hiOperand() 2320 Mem->getAddrMode()); in hiOperand() 5898 Mem->getAddrMode()); in legalize()
|