Searched refs:getOrigAlign (Results 1 – 17 of 17) sorted by relevance
| /external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
| D | TargetCallingConv.h | 137 unsigned getOrigAlign() const { in getOrigAlign() function
143 assert(getOrigAlign() == A.value() && "bitfield overflow"); in setOrigAlign()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64CallingConvention.h | 50 unsigned Align = std::min(ArgFlags.getOrigAlign(), StackAlign); in finishStackBlock()
|
| D | AArch64CallingConvention.td | 16 CCIf<!strconcat("ArgFlags.getOrigAlign() == ", Align), A>;
|
| /external/llvm/include/llvm/Target/ |
| D | TargetCallingConv.h | 121 unsigned getOrigAlign() const { in getOrigAlign() function
|
| /external/llvm-project/llvm/include/llvm/CodeGen/ |
| D | TargetCallingConv.h | 164 LLVM_ATTRIBUTE_DEPRECATED(unsigned getOrigAlign() const, in getOrigAlign() function
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64CallingConvention.cpp | 45 const Align OrigAlign(ArgFlags.getOrigAlign()); in finishStackBlock()
|
| D | AArch64CallingConvention.td | 15 CCIf<!strconcat("ArgFlags.getOrigAlign() == ", Align), A>;
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMCallingConv.cpp | 188 ArgFlags.getOrigAlign())); in CC_ARM_AAPCS_Custom_Aggregate()
|
| D | ARMCallingConv.td | 13 CCIf<!strconcat("ArgFlags.getOrigAlign() == ", Align), A>;
137 CCIfType<[i32], CCIf<"ArgFlags.getOrigAlign() != 8",
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMCallingConv.h | 195 ArgFlags.getOrigAlign())); in CC_ARM_AAPCS_Custom_Aggregate()
|
| D | ARMCallingConv.td | 14 CCIf<!strconcat("ArgFlags.getOrigAlign() == ", Align), A>;
133 CCIfType<[i32], CCIf<"ArgFlags.getOrigAlign() != 8",
|
| /external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/ARM/ |
| D | ARMGenCallingConv.inc | 136 if (ArgFlags.getOrigAlign() == 8) {
151 if (ArgFlags.getOrigAlign() != 8) {
163 if (ArgFlags.getOrigAlign() == 8) {
201 if (ArgFlags.getOrigAlign() == 16) {
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/ |
| D | RISCVISelLowering.cpp | 1433 unsigned StackAlign = std::max(XLenInBytes, ArgFlags1.getOrigAlign()); in CC_RISCVAssign2XLen()
1520 if (!IsFixed && ArgFlags.getOrigAlign() == TwoXLenInBytes && in CC_RISCV()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyISelLowering.cpp | 766 unsigned Align = std::max(Out.Flags.getOrigAlign(), in LowerCall()
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUISelLowering.cpp | 41 ArgFlags.getOrigAlign()); in allocateKernArg()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsISelLowering.cpp | 2494 unsigned OrigAlign = ArgFlags.getOrigAlign(); in CC_MipsO32()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
| D | MipsISelLowering.cpp | 2903 unsigned OrigAlign = ArgFlags.getOrigAlign(); in CC_MipsO32()
|