Home
last modified time | relevance | path

Searched refs:hasAVX2 (Results 1 – 25 of 29) sorted by relevance

12

/external/llvm/lib/Target/X86/
DX86Subtarget.h389 bool hasAVX2() const { return X86SSELevel >= AVX2; } in hasAVX2() function
392 bool hasInt256() const { return hasAVX2(); } in hasInt256()
DX86TargetTransformInfo.cpp128 ST->hasAVX2()) { in getArithmeticInstrCost()
164 if (ST->hasAVX2()) { in getArithmeticInstrCost()
235 if (ST->hasAVX2()) { in getArithmeticInstrCost()
302 (ST->hasAVX() && !ST->hasAVX2())) in getArithmeticInstrCost()
388 if (ST->hasAVX() && !ST->hasAVX2()) { in getArithmeticInstrCost()
438 if (ST->hasAVX2() && LT.second == MVT::v16i16) in getShuffleCost()
846 if (ST->hasAVX2()) { in getCastInstrCost()
927 if (ST->hasAVX2()) in getCmpSelInstrCost()
1016 if (ST->hasAVX2()) in getIntrinsicInstrCost()
DX86ISelLowering.cpp4535 MVT CastVT = Subtarget.hasAVX2() ? MVT::v8i32 : MVT::v8f32; in insert128BitVector()
5842 if (ConstSplatVal && (Subtarget.hasAVX2() || OptForSize)) { in LowerVectorBroadcast()
5851 (OptForSize && (ScalarSize == 64 || Subtarget.hasAVX2()))) { in LowerVectorBroadcast()
6449 if (Subtarget.hasAVX2()) in LowerToHorizontalOp()
7314 (Subtarget.hasAVX2() && VT.is256BitVector()) || in lowerVectorShuffleWithPSHUFB()
7531 assert(Subtarget.hasAVX2() && "256-bit integer blends require AVX2!"); in lowerVectorShuffleAsBlend()
7537 if (Subtarget.hasAVX2()) { in lowerVectorShuffleAsBlend()
7562 assert(Subtarget.hasAVX2() && "256-bit integer blends require AVX2!"); in lowerVectorShuffleAsBlend()
7578 assert((VT.is128BitVector() || Subtarget.hasAVX2()) && in lowerVectorShuffleAsBlend()
8485 assert(Subtarget.hasAVX2() && in lowerVectorShuffleAsTruncBroadcast()
[all …]
DX86InstrInfo.cpp7050 bool hasAVX2 = Subtarget.hasAVX2(); in getExecutionDomain() local
7055 validDomains = hasAVX2 ? 0xe : 0x6; in getExecutionDomain()
7065 assert((Subtarget.hasAVX2() || Domain < 3) && in setExecutionDomain()
DX86InstrInfo.td793 def HasAVX2 : Predicate<"Subtarget->hasAVX2()">;
794 def HasAVX1Only : Predicate<"Subtarget->hasAVX() && !Subtarget->hasAVX2()">;
798 def UseAVX2 : Predicate<"Subtarget->hasAVX2() && !Subtarget->hasAVX512()">;
DX86ISelDAGToDAG.cpp1987 if (!Subtarget->hasAVX2()) in Select()
DX86FastISel.cpp353 bool HasAVX2 = Subtarget->hasAVX2(); in X86FastEmitLoad()
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/X86/
DX86GenFastISel.inc63 if ((Subtarget->hasAVX2()) && (!Subtarget->hasVLX() || !Subtarget->hasBWI())) {
99 if ((Subtarget->hasAVX2()) && (!Subtarget->hasVLX() || !Subtarget->hasBWI())) {
135 if ((Subtarget->hasAVX2()) && (!Subtarget->hasVLX())) {
1451 if ((Subtarget->hasAVX2()) && (!Subtarget->hasVLX() || !Subtarget->hasBWI())) {
1485 if ((Subtarget->hasAVX2()) && (!Subtarget->hasVLX())) {
1521 if ((Subtarget->hasAVX2()) && (!Subtarget->hasVLX())) {
1589 if ((Subtarget->hasAVX2()) && (!Subtarget->hasVLX())) {
1612 if ((Subtarget->hasAVX2()) && (!Subtarget->hasVLX())) {
1667 if ((Subtarget->hasAVX2()) && (!Subtarget->hasVLX())) {
2786 if ((Subtarget->hasAVX2()) && (!Subtarget->hasVLX() || !Subtarget->hasBWI())) {
[all …]
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86Subtarget.h591 bool hasAVX2() const { return X86SSELevel >= AVX2; } in hasAVX2() function
593 bool hasInt256() const { return hasAVX2(); } in hasInt256()
DX86TargetTransformInfo.cpp325 ST->hasAVX2()) { in getArithmeticInstrCost()
400 ST->hasAVX2()) { in getArithmeticInstrCost()
456 if (ST->hasAVX2() && in getArithmeticInstrCost()
572 if (ST->hasAVX2()) { in getArithmeticInstrCost()
650 if (ISD == ISD::SRA && LT.second == MVT::v4i64 && ST->hasAVX2()) in getArithmeticInstrCost()
711 if (ST->hasAVX2()) in getArithmeticInstrCost()
1112 if (ST->hasAVX2()) in getShuffleCost()
1676 if (ST->hasAVX2()) { in getCastInstrCost()
1717 !((ST->hasXOP() && (!ST->hasAVX2() || MTy.is128BitVector())) || in getCmpSelInstrCost()
1857 if (ST->hasAVX2()) in getCmpSelInstrCost()
[all …]
DX86Subtarget.cpp302 if (hasAVX512() || (hasAVX2() && hasFastGather())) in initSubtargetFeatures()
DX86LegalizerInfo.cpp413 if (!Subtarget.hasAVX2()) in setLegalizerInfoAVX2()
DX86ISelLowering.cpp5265 if (Subtarget.hasAVX2()) in shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd()
5781 } else if (Subtarget.hasAVX2()) { in SplitOpsAndApply()
8272 if (!Subtarget.hasAVX2() && ScalarSize < 32) in EltsFromConsecutiveLoads()
8489 if (SplatBitSize <= 64 && Subtarget.hasAVX2() && in lowerBuildVectorAsBroadcast()
8585 if (ConstSplatVal && (Subtarget.hasAVX2() || OptForSize)) { in lowerBuildVectorAsBroadcast()
8594 (OptForSize && (ScalarSize == 64 || Subtarget.hasAVX2()))) { in lowerBuildVectorAsBroadcast()
9349 ((VT == MVT::v16i16 || VT == MVT::v8i32) && Subtarget.hasAVX2())) { in LowerToHorizontalOp()
9699 if (Subtarget.hasAVX2()) in createVariablePermute()
10058 if (Subtarget.hasAVX2() && EVTBits == 32 && Values.size() == 2) { in LowerBUILD_VECTOR()
10750 (Subtarget.hasAVX2() && VT.is256BitVector()) || in lowerShuffleWithPSHUFB()
[all …]
DX86InstrInfo.cpp6601 if (!Is256 || Subtarget.hasAVX2()) in getExecutionDomainCustom()
6711 if (Subtarget.hasAVX2()) { in setExecutionDomainCustom()
6833 validDomains = Subtarget.hasAVX2() ? 0xe : 0x6; in getExecutionDomain()
6839 if (!Subtarget.hasAVX2()) in getExecutionDomain()
6871 assert((Subtarget.hasAVX2() || Domain < 3) && in setExecutionDomain()
6881 assert(Subtarget.hasAVX2() && in setExecutionDomain()
DX86SpeculativeLoadHardening.cpp2042 assert(Subtarget->hasAVX2() && "AVX2-specific register classes!"); in hardenLoadAddr()
DX86InstrInfo.td865 def HasAVX2 : Predicate<"Subtarget->hasAVX2()">;
866 def HasAVX1Only : Predicate<"Subtarget->hasAVX() && !Subtarget->hasAVX2()">;
869 def UseAVX2 : Predicate<"Subtarget->hasAVX2() && !Subtarget->hasAVX512()">;
/external/llvm-project/llvm/lib/Target/X86/
DX86Subtarget.h627 bool hasAVX2() const { return X86SSELevel >= AVX2; } in hasAVX2() function
629 bool hasInt256() const { return hasAVX2(); } in hasInt256()
DX86TargetTransformInfo.cpp352 ST->hasAVX2()) { in getArithmeticInstrCost()
444 ST->hasAVX2()) { in getArithmeticInstrCost()
521 if (ST->hasAVX2() && in getArithmeticInstrCost()
638 if (ST->hasAVX2()) { in getArithmeticInstrCost()
717 if (ISD == ISD::SRA && LT.second == MVT::v4i64 && ST->hasAVX2()) in getArithmeticInstrCost()
784 if (ST->hasAVX2()) in getArithmeticInstrCost()
1237 if (ST->hasAVX2()) in getShuffleCost()
2058 if (ST->hasAVX2()) { in getCastInstrCost()
2107 !((ST->hasXOP() && (!ST->hasAVX2() || MTy.is128BitVector())) || in getCmpSelInstrCost()
2253 if (ST->hasAVX2()) in getCmpSelInstrCost()
[all …]
DX86PartialReduction.cpp222 } else if (ST->hasAVX2() && NumElts >= 32) { in trySADReplacement()
DX86LegalizerInfo.cpp408 if (!Subtarget.hasAVX2()) in setLegalizerInfoAVX2()
DX86ISelLowering.cpp5405 if (Subtarget.hasAVX2()) in shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd()
6045 } else if (Subtarget.hasAVX2()) { in SplitOpsAndApply()
8566 if (!Subtarget.hasAVX2() && ScalarSize < 32) in EltsFromConsecutiveLoads()
8763 (SplatBitSize < 32 && Subtarget.hasAVX2())) { in lowerBuildVectorAsBroadcast()
8840 if (ConstSplatVal && (Subtarget.hasAVX2() || OptForSize)) { in lowerBuildVectorAsBroadcast()
8849 (OptForSize && (ScalarSize == 64 || Subtarget.hasAVX2()))) { in lowerBuildVectorAsBroadcast()
9622 ((VT == MVT::v16i16 || VT == MVT::v8i32) && Subtarget.hasAVX2())) { in LowerToHorizontalOp()
9985 if (Subtarget.hasAVX2()) in createVariablePermute()
10344 if (Subtarget.hasAVX2() && EVTBits == 32 && Values.size() == 2) { in LowerBUILD_VECTOR()
11133 (Subtarget.hasAVX2() && VT.is256BitVector()) || in lowerShuffleWithPSHUFB()
[all …]
DX86InstrInfo.cpp7369 if (!Is256 || Subtarget.hasAVX2()) in getExecutionDomainCustom()
7479 if (Subtarget.hasAVX2()) { in setExecutionDomainCustom()
7601 validDomains = Subtarget.hasAVX2() ? 0xe : 0x6; in getExecutionDomain()
7607 if (!Subtarget.hasAVX2()) in getExecutionDomain()
7639 assert((Subtarget.hasAVX2() || Domain < 3) && in setExecutionDomain()
7649 assert(Subtarget.hasAVX2() && in setExecutionDomain()
DX86SpeculativeLoadHardening.cpp1669 assert(Subtarget->hasAVX2() && "AVX2-specific register classes!"); in hardenLoadAddr()
DX86InstrInfo.td891 def HasAVX2 : Predicate<"Subtarget->hasAVX2()">;
892 def HasAVX1Only : Predicate<"Subtarget->hasAVX() && !Subtarget->hasAVX2()">;
895 def UseAVX2 : Predicate<"Subtarget->hasAVX2() && !Subtarget->hasAVX512()">;
DX86FastISel.cpp322 bool HasAVX2 = Subtarget->hasAVX2(); in X86FastEmitLoad()

12