Home
last modified time | relevance | path

Searched refs:hasBWI (Results 1 – 25 of 25) sorted by relevance

/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/X86/
DX86GenFastISel.inc45 if ((Subtarget->hasBWI()) && (Subtarget->hasVLX())) {
51 if ((Subtarget->hasAVX()) && (!Subtarget->hasVLX() || !Subtarget->hasBWI())) {
60 if ((Subtarget->hasBWI()) && (Subtarget->hasVLX())) {
63 if ((Subtarget->hasAVX2()) && (!Subtarget->hasVLX() || !Subtarget->hasBWI())) {
72 if ((Subtarget->hasBWI())) {
81 if ((Subtarget->hasBWI()) && (Subtarget->hasVLX())) {
87 if ((Subtarget->hasAVX()) && (!Subtarget->hasVLX() || !Subtarget->hasBWI())) {
96 if ((Subtarget->hasBWI()) && (Subtarget->hasVLX())) {
99 if ((Subtarget->hasAVX2()) && (!Subtarget->hasVLX() || !Subtarget->hasBWI())) {
108 if ((Subtarget->hasBWI())) {
[all …]
DX86GenGlobalISel.inc213 if (Subtarget->hasBWI())
215 if (!Subtarget->hasBWI())
221 if (!Subtarget->hasVLX() || !Subtarget->hasBWI())
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86Subtarget.h687 bool hasBWI() const { return HasBWI; } in hasBWI() function
724 return hasBWI() && canExtendTo512DQ(); in canExtendTo512BW()
734 return hasBWI() && useAVX512Regs(); in useBWIRegs()
DX86DomainReassignment.cpp654 if (STI->hasBWI()) { in initConverters()
736 if (!STI->hasAVX512() || !STI->hasBWI()) in runOnMachineFunction()
DX86TargetTransformInfo.cpp297 ST->hasBWI()) { in getArithmeticInstrCost()
362 ST->hasBWI()) { in getArithmeticInstrCost()
520 if (ST->hasBWI()) in getArithmeticInstrCost()
1027 if (ST->hasBWI()) in getShuffleCost()
1660 if (ST->hasBWI()) in getCastInstrCost()
1719 ST->hasBWI())) { in getCmpSelInstrCost()
1849 if (ST->hasBWI()) in getCmpSelInstrCost()
2223 if (ST->hasBWI()) in getIntrinsicInstrCost()
3360 ((IntWidth == 8 || IntWidth == 16) && ST->hasBWI()); in isLegalMaskedLoad()
3815 if (ST->hasAVX512() && isSupportedOnAVX512(VecTy, ST->hasBWI())) in getInterleavedMemoryOpCost()
DX86LegalizerInfo.cpp510 if (!(Subtarget.hasAVX512() && Subtarget.hasBWI())) in setLegalizerInfoAVX512BW()
DX86ISelLowering.cpp1224 if (!Subtarget.hasBWI()) in X86TargetLowering()
1626 if (!Subtarget.hasBWI()) { in X86TargetLowering()
1728 if (!Subtarget.useSoftFloat() && Subtarget.hasBWI()) { in X86TargetLowering()
1848 if (!Subtarget.useSoftFloat() && Subtarget.hasBWI()) { in X86TargetLowering()
1890 if (Subtarget.hasBWI()) { in X86TargetLowering()
2078 if (VT == MVT::v32i1 && Subtarget.hasAVX512() && !Subtarget.hasBWI()) in getPreferredVectorAction()
2092 if (VT == MVT::v32i1 && Subtarget.hasAVX512() && !Subtarget.hasBWI()) in getRegisterTypeForCallingConv()
2098 (VT.getVectorNumElements() > 16 && !Subtarget.hasBWI()) || in getRegisterTypeForCallingConv()
2099 (VT.getVectorNumElements() > 64 && Subtarget.hasBWI()))) in getRegisterTypeForCallingConv()
2102 if (VT == MVT::v64i1 && Subtarget.hasBWI() && !Subtarget.useAVX512Regs() && in getRegisterTypeForCallingConv()
[all …]
DX86FrameLowering.cpp2037 VT = STI.hasBWI() ? MVT::v64i1 : MVT::v16i1; in assignCalleeSavedSpillSlots()
2118 VT = STI.hasBWI() ? MVT::v64i1 : MVT::v16i1; in spillCalleeSavedRegisters()
2199 VT = STI.hasBWI() ? MVT::v64i1 : MVT::v16i1; in restoreCalleeSavedRegisters()
DX86InstrInfo.cpp2900 assert(Subtarget.hasBWI()); in CopyToFromAsymmetricReg()
2904 return Subtarget.hasBWI() ? X86::KMOVDrk : X86::KMOVWrk; in CopyToFromAsymmetricReg()
2913 assert(Subtarget.hasBWI()); in CopyToFromAsymmetricReg()
2917 return Subtarget.hasBWI() ? X86::KMOVDkr : X86::KMOVWkr; in CopyToFromAsymmetricReg()
3027 Opc = Subtarget.hasBWI() ? X86::KMOVQkk : X86::KMOVWkk; in copyPhysReg()
3096 assert(STI.hasBWI() && "KMOVD requires BWI"); in getLoadStoreRegOpcode()
3124 assert(STI.hasBWI() && "KMOVQ requires BWI"); in getLoadStoreRegOpcode()
DX86InstrInfo.td877 def HasBWI : Predicate<"Subtarget->hasBWI()">;
878 def NoBWI : Predicate<"!Subtarget->hasBWI()">;
881 def NoVLX_Or_NoBWI : Predicate<"!Subtarget->hasVLX() || !Subtarget->hasBWI()">;
/external/llvm-project/llvm/lib/Target/X86/
DX86Subtarget.h729 bool hasBWI() const { return HasBWI; } in hasBWI() function
791 return hasBWI() && canExtendTo512DQ(); in canExtendTo512BW()
801 return hasBWI() && useAVX512Regs(); in useBWIRegs()
DX86DomainReassignment.cpp652 if (STI->hasBWI()) { in initConverters()
734 if (!STI->hasAVX512() || !STI->hasBWI()) in runOnMachineFunction()
DX86TargetTransformInfo.cpp310 ST->hasBWI()) { in getArithmeticInstrCost()
398 ST->hasBWI()) { in getArithmeticInstrCost()
507 if (ST->hasBWI()) in getArithmeticInstrCost()
573 if (ST->hasBWI()) in getArithmeticInstrCost()
1136 if (ST->hasBWI()) in getShuffleCost()
2027 if (ST->hasBWI()) in getCastInstrCost()
2043 if (ST->hasBWI()) in getCastInstrCost()
2109 ST->hasBWI())) { in getCmpSelInstrCost()
2245 if (ST->hasBWI()) in getCmpSelInstrCost()
2799 (ST->hasBWI() && MTy.is512BitVector()))) in getTypeBasedIntrinsicInstrCost()
[all …]
DX86PartialReduction.cpp219 if (ST->hasBWI() && NumElts >= 64) { in trySADReplacement()
DX86LegalizerInfo.cpp505 if (!(Subtarget.hasAVX512() && Subtarget.hasBWI())) in setLegalizerInfoAVX512BW()
DX86ISelLowering.cpp1051 !(Subtarget.hasBWI() && Subtarget.hasVLX())) in X86TargetLowering()
1477 bool HasBWI = Subtarget.hasBWI(); in X86TargetLowering()
1824 if (!Subtarget.useSoftFloat() && Subtarget.hasBWI()) { in X86TargetLowering()
1885 if (Subtarget.hasBWI()) { in X86TargetLowering()
2071 !Subtarget.hasBWI()) in getPreferredVectorAction()
2098 if (NumElts == 32 && (!Subtarget.hasBWI() || CC != CallingConv::X86_RegCall)) in handleMaskRegisterForCallingConv()
2101 if (NumElts == 64 && Subtarget.hasBWI() && CC != CallingConv::X86_RegCall) { in handleMaskRegisterForCallingConv()
2108 if (!isPowerOf2_32(NumElts) || (NumElts == 64 && !Subtarget.hasBWI()) || in handleMaskRegisterForCallingConv()
2158 (VT.getVectorNumElements() == 64 && !Subtarget.hasBWI()) || in getVectorTypeBreakdownForCallingConv()
2167 if (VT == MVT::v64i1 && Subtarget.hasBWI() && !Subtarget.useAVX512Regs() && in getVectorTypeBreakdownForCallingConv()
[all …]
DX86FrameLowering.cpp2379 VT = STI.hasBWI() ? MVT::v64i1 : MVT::v16i1; in assignCalleeSavedSpillSlots()
2459 VT = STI.hasBWI() ? MVT::v64i1 : MVT::v16i1; in spillCalleeSavedRegisters()
2539 VT = STI.hasBWI() ? MVT::v64i1 : MVT::v16i1; in restoreCalleeSavedRegisters()
DX86InstrInfo.cpp3376 assert(Subtarget.hasBWI()); in CopyToFromAsymmetricReg()
3380 return Subtarget.hasBWI() ? X86::KMOVDrk : X86::KMOVWrk; in CopyToFromAsymmetricReg()
3389 assert(Subtarget.hasBWI()); in CopyToFromAsymmetricReg()
3393 return Subtarget.hasBWI() ? X86::KMOVDkr : X86::KMOVWkr; in CopyToFromAsymmetricReg()
3503 Opc = Subtarget.hasBWI() ? X86::KMOVQkk : X86::KMOVWkk; in copyPhysReg()
3571 assert(STI.hasBWI() && "KMOVD requires BWI"); in getLoadStoreRegOpcode()
3599 assert(STI.hasBWI() && "KMOVQ requires BWI"); in getLoadStoreRegOpcode()
DX86InstrInfo.td903 def HasBWI : Predicate<"Subtarget->hasBWI()">;
904 def NoBWI : Predicate<"!Subtarget->hasBWI()">;
907 def NoVLX_Or_NoBWI : Predicate<"!Subtarget->hasVLX() || !Subtarget->hasBWI()">;
DX86ISelDAGToDAG.cpp914 if (!Subtarget->hasBWI() && (VT == MVT::v32i16 || VT == MVT::v64i8)) { in PreprocessISelDAG()
938 if (!Subtarget->hasBWI() && (VT == MVT::v32i16 || VT == MVT::v64i8)) { in PreprocessISelDAG()
/external/llvm/lib/Target/X86/
DX86Subtarget.h448 bool hasBWI() const { return HasBWI; } in hasBWI() function
DX86ISelLowering.cpp1412 if (!Subtarget.useSoftFloat() && Subtarget.hasBWI()) { in X86TargetLowering()
1719 if (Subtarget.hasBWI()) in getSetCCResultType()
1727 if (Subtarget.hasBWI() && Subtarget.hasVLX()) in getSetCCResultType()
4404 assert((Subtarget.hasBWI() || VT.getVectorNumElements() <= 16) && in getZeroVector()
7315 (Subtarget.hasBWI() && VT.is512BitVector())); in lowerVectorShuffleWithPSHUFB()
7799 assert((!VT.is512BitVector() || Subtarget.hasBWI()) && in lowerVectorShuffleAsByteRotate()
7905 unsigned MaxWidth = (VT.is512BitVector() && !Subtarget.hasBWI() ? 64 : 128); in lowerVectorShuffleAsShift()
11935 if (Subtarget.hasBWI()) in lowerV16I32VectorShuffle()
11951 assert(Subtarget.hasBWI() && "We can only lower v32i16 with AVX-512-BWI!"); in lowerV32I16VectorShuffle()
11990 assert(Subtarget.hasBWI() && "We can only lower v64i8 with AVX-512-BWI!"); in lowerV64I8VectorShuffle()
[all …]
DX86TargetTransformInfo.cpp1576 (DataWidth >= 8 && ST->hasBWI()); in isLegalMaskedLoad()
DX86InstrInfo.td809 def HasBWI : Predicate<"Subtarget->hasBWI()">,
811 def NoBWI : Predicate<"!Subtarget->hasBWI()">;
815 def NoVLX_Or_NoBWI : Predicate<"!Subtarget->hasVLX() || !Subtarget->hasBWI()">;
DX86InstrInfo.cpp4424 if (Subtarget.hasBWI()) in copyPhysRegOpcode_AVX512()