/external/llvm-project/llvm/utils/TableGen/ |
D | InstrDocsEmitter.cpp | 139 FLAG(hasNoSchedulingInfo) in EmitInstrDocs()
|
D | CodeGenInstruction.h | 277 bool hasNoSchedulingInfo : 1; variable
|
D | CodeGenInstruction.cpp | 403 hasNoSchedulingInfo = R->getValueAsBit("hasNoSchedulingInfo"); in CodeGenInstruction()
|
D | CodeGenSchedule.cpp | 904 if (!Inst->hasNoSchedulingInfo) in collectSchedClasses() 1991 if (Inst->hasNoSchedulingInfo) in checkCompleteness()
|
/external/llvm/utils/TableGen/ |
D | CodeGenInstruction.h | 259 bool hasNoSchedulingInfo : 1; variable
|
D | CodeGenInstruction.cpp | 327 hasNoSchedulingInfo = R->getValueAsBit("hasNoSchedulingInfo"); in CodeGenInstruction()
|
D | CodeGenSchedule.cpp | 536 if (!Inst->hasNoSchedulingInfo) in collectSchedClasses() 1554 if (Inst->hasNoSchedulingInfo) in checkCompleteness()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
D | MipsCondMov.td | 266 let usesCustomInserter = 1, hasNoSchedulingInfo = 1 in { 301 let usesCustomInserter = 1, hasNoSchedulingInfo = 1 in {
|
D | MipsInstrInfo.td | 1749 let hasNoSchedulingInfo = 1; 1807 let hasNoSchedulingInfo = 1; 1826 let hasNoSchedulingInfo = 1; 1893 let Defs = [SP], Uses = [SP], hasSideEffects = 1, hasNoSchedulingInfo = 1 in { 1983 let isPseudo = 1, isCodeGenOnly = 1, hasNoSchedulingInfo = 1 in { 1995 bit hasNoSchedulingInfo = 1; 2000 bit hasNoSchedulingInfo = 1; 2006 bit hasNoSchedulingInfo = 1; 2011 bit hasNoSchedulingInfo = 1; 2325 isBarrier = 1, isCTI = 1, hasNoSchedulingInfo = 1 in {
|
D | Mips64InstrInfo.td | 109 let isPseudo = 1, isCodeGenOnly = 1, hasNoSchedulingInfo = 1 in { 432 bit hasNoSchedulingInfo = 1; 438 bit hasNoSchedulingInfo = 1; 447 bit hasNoSchedulingInfo = 1;
|
D | MipsInstrFormats.td | 144 let hasNoSchedulingInfo = 1;
|
/external/llvm-project/llvm/lib/Target/Mips/ |
D | MipsCondMov.td | 266 let usesCustomInserter = 1, hasNoSchedulingInfo = 1 in { 301 let usesCustomInserter = 1, hasNoSchedulingInfo = 1 in {
|
D | MipsInstrInfo.td | 1749 let hasNoSchedulingInfo = 1; 1807 let hasNoSchedulingInfo = 1; 1826 let hasNoSchedulingInfo = 1; 1894 let Defs = [SP], Uses = [SP], hasSideEffects = 1, hasNoSchedulingInfo = 1 in { 1984 let isPseudo = 1, isCodeGenOnly = 1, hasNoSchedulingInfo = 1 in { 1996 bit hasNoSchedulingInfo = 1; 2001 bit hasNoSchedulingInfo = 1; 2007 bit hasNoSchedulingInfo = 1; 2012 bit hasNoSchedulingInfo = 1; 2326 isBarrier = 1, isCTI = 1, hasNoSchedulingInfo = 1 in {
|
D | Mips64InstrInfo.td | 109 let isPseudo = 1, isCodeGenOnly = 1, hasNoSchedulingInfo = 1 in { 432 bit hasNoSchedulingInfo = 1; 438 bit hasNoSchedulingInfo = 1; 447 bit hasNoSchedulingInfo = 1;
|
D | MipsMSAInstrInfo.td | 1247 bit hasNoSchedulingInfo = 1; 1456 bit hasNoSchedulingInfo = 1; 2054 let usesCustomInserter = 1, hasNoSchedulingInfo = 1 in { 2345 let hasNoSchedulingInfo = 1; 2687 let hasNoSchedulingInfo = 1; 3768 bit hasNoSchedulingInfo = 1; 3805 let usesCustomInserter = 1, hasNoSchedulingInfo = 1 in {
|
D | MipsInstrFormats.td | 144 let hasNoSchedulingInfo = 1;
|
/external/llvm-project/llvm/lib/Target/SystemZ/ |
D | SystemZInstrInfo.td | 15 let hasNoSchedulingInfo = 1, hasSideEffects = 1 in { 32 let Defs = [R15D, CC], Uses = [R15D], hasNoSchedulingInfo = 1, 38 let Defs = [R1D, R15D, CC], Uses = [R15D], hasNoSchedulingInfo = 1, 108 let isAsmParserOnly = 1, hasNoSchedulingInfo = 1, M1 = 0, XBD2 = 0 in 391 let usesCustomInserter = 1, hasNoSchedulingInfo = 1 in 728 let usesCustomInserter = 1, hasNoSchedulingInfo = 1 in 740 let usesCustomInserter = 1, hasNoSchedulingInfo = 1 in 1677 let hasSideEffects = 1, hasNoSchedulingInfo = 1 in 1813 let hasNoSchedulingInfo = 1; 2055 let hasNoSchedulingInfo = 1 in
|
D | SystemZInstrFormats.td | 4848 let hasNoSchedulingInfo = 1; 4868 let hasNoSchedulingInfo = 1; 4882 let hasNoSchedulingInfo = 1; 5015 let hasNoSchedulingInfo = 1; 5022 let Uses = [CC], usesCustomInserter = 1, hasNoSchedulingInfo = 1, 5048 let hasNoSchedulingInfo = 1; 5075 let hasNoSchedulingInfo = 1; 5229 let usesCustomInserter = 1, hasNoSchedulingInfo = 1, Defs = [CC] in { 5245 let usesCustomInserter = 1, hasNoSchedulingInfo = 1 in { 5266 let usesCustomInserter = 1, hasNoSchedulingInfo = 1 in
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/ |
D | SystemZInstrInfo.td | 15 let hasNoSchedulingInfo = 1, hasSideEffects = 1 in { 372 let usesCustomInserter = 1, hasNoSchedulingInfo = 1 in 709 let usesCustomInserter = 1, hasNoSchedulingInfo = 1 in 721 let usesCustomInserter = 1, hasNoSchedulingInfo = 1 in 1664 let hasSideEffects = 1, hasNoSchedulingInfo = 1 in 1800 let hasNoSchedulingInfo = 1; 2042 let hasNoSchedulingInfo = 1 in
|
D | SystemZInstrFormats.td | 4775 let hasNoSchedulingInfo = 1; 4899 let hasNoSchedulingInfo = 1; 4906 let Uses = [CC], usesCustomInserter = 1, hasNoSchedulingInfo = 1, 4932 let hasNoSchedulingInfo = 1; 4959 let hasNoSchedulingInfo = 1; 5077 let usesCustomInserter = 1, hasNoSchedulingInfo = 1, Defs = [CC] in { 5093 let usesCustomInserter = 1, hasNoSchedulingInfo = 1 in { 5114 let usesCustomInserter = 1, hasNoSchedulingInfo = 1 in
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | SIInstructions.td | 220 let hasNoSchedulingInfo = 1; 240 let hasNoSchedulingInfo = 1; 346 let hasNoSchedulingInfo = 1; 399 let hasNoSchedulingInfo = 1;
|
/external/llvm-project/llvm/lib/Target/RISCV/ |
D | RISCVInstrInfo.td | 387 let hasNoSchedulingInfo = 1, 393 let hasNoSchedulingInfo = 1, 1179 let Predicates = [IsRV32], usesCustomInserter = 1, hasNoSchedulingInfo = 1 in
|
/external/llvm-project/llvm/lib/Target/AMDGPU/ |
D | SIInstructions.td | 246 let hasNoSchedulingInfo = 1; 266 let hasNoSchedulingInfo = 1; 375 let hasNoSchedulingInfo = 1; 428 let hasNoSchedulingInfo = 1;
|
/external/llvm/include/llvm/Target/ |
D | Target.td | 433 bit hasNoSchedulingInfo = 0; 780 let isCodeGenOnly = 1, isPseudo = 1, hasNoSchedulingInfo = 1, 873 let hasNoSchedulingInfo = 0;
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
D | X86InstrFPStack.td | 127 let usesCustomInserter = 1, hasNoSchedulingInfo = 1, Defs = [EFLAGS] in { 288 let hasNoSchedulingInfo = 1 in {
|