Home
last modified time | relevance | path

Searched refs:hiOperand (Results 1 – 8 of 8) sorted by relevance

/external/swiftshader/third_party/subzero/src/
DIcePhiLoweringImpl.h42 auto *DestHi = llvm::cast<Variable>(Target->hiOperand(Dest)); in prelowerPhis32Bit()
50 PhiHi->addArgument(Target->hiOperand(Src), Label); in prelowerPhis32Bit()
DIceTargetLoweringMIPS32.cpp2284 Operand *TargetMIPS32::hiOperand(Operand *Operand) { in hiOperand() function in Ice::MIPS32::TargetMIPS32
2455 auto *DestHi = llvm::cast<Variable>(hiOperand(Dest)); in lowerInt64Arithmetic()
2468 Src0HiR = legalizeToReg(hiOperand(Src0)); in lowerInt64Arithmetic()
2469 Src1HiR = legalizeToReg(hiOperand(Src1)); in lowerInt64Arithmetic()
2483 Src0HiR = legalizeToReg(hiOperand(Src0)); in lowerInt64Arithmetic()
2484 Src1HiR = legalizeToReg(hiOperand(Src1)); in lowerInt64Arithmetic()
2495 Src0HiR = legalizeToReg(hiOperand(Src0)); in lowerInt64Arithmetic()
2496 Src1HiR = legalizeToReg(hiOperand(Src1)); in lowerInt64Arithmetic()
2510 Src0HiR = legalizeToReg(hiOperand(Src0)); in lowerInt64Arithmetic()
2511 Src1HiR = legalizeToReg(hiOperand(Src1)); in lowerInt64Arithmetic()
[all …]
DIceTargetLoweringARM32.cpp2117 Operand *TargetARM32::hiOperand(Operand *Operand) { in hiOperand() function in Ice::ARM32::TargetARM32
2563 div0Check(IceType_i64, loOperand(Src1), hiOperand(Src1)); in preambleDivRem()
2585 Int32Operands SrcsHi(hiOperand(Src0), hiOperand(Src1)); in lowerInt64Arithmetic()
2590 auto *DestHi = llvm::cast<Variable>(hiOperand(Dest)); in lowerInt64Arithmetic()
3538 auto *DestHi = llvm::cast<Variable>(hiOperand(Dest)); in lowerAssign()
3539 Operand *Src0Hi = legalize(hiOperand(Src0), Legal_Reg | Legal_Flex); in lowerAssign()
3733 Operand *Hi = hiOperand(Arg); in lowerCall()
3926 auto *DestHi = llvm::cast<Variable>(hiOperand(Dest)); in lowerCast()
3978 auto *DestHi = llvm::cast<Variable>(hiOperand(Dest)); in lowerCast()
4446 Int32Operands SrcsHi(hiOperand(Src0), hiOperand(Src1)); in lowerInt64IcmpCond()
[all …]
DIceTargetLoweringX86BaseImpl.h1462 TargetX86Base<TraitsType>::hiOperand(Operand *Operand) {
2024 auto *DestHi = llvm::cast<Variable>(hiOperand(Dest));
2026 Operand *Src0Hi = hiOperand(Src0);
2028 Operand *Src1Hi = hiOperand(Src1);
2927 auto *DestHi = llvm::cast<Variable>(hiOperand(Dest));
2984 auto *DestHi = llvm::cast<Variable>(hiOperand(Dest));
3230 SpillHi = hiOperand(Src0RM);
3234 auto *DestHi = llvm::cast<Variable>(hiOperand(Dest));
3281 _mov(T_Hi, hiOperand(Src0));
3775 Src0HiRM = legalize(hiOperand(Src0), Legal_Reg | Legal_Mem);
[all …]
DIceTargetLoweringX8632.cpp386 legalizeToReg(hiOperand(Value), Traits::RegisterSet::Reg_edx); in moveReturnValueToRegister()
DIceTargetLoweringX86Base.h227 hiOperand(Operand *Operand);
229 typename std::enable_if<T::Is64Bit, Operand>::type *hiOperand(Operand *) { in hiOperand() function
DIceTargetLoweringMIPS32.h712 Operand *hiOperand(Operand *Operand);
DIceTargetLoweringARM32.h168 Operand *hiOperand(Operand *Operand);