Home
last modified time | relevance | path

Searched refs:int3 (Results 1 – 25 of 364) sorted by relevance

12345678910>>...15

/external/llvm-project/lld/test/COFF/
Dlto.ll41 ; TEXT-11-NEXT: int3
42 ; TEXT-11-NEXT: int3
43 ; TEXT-11-NEXT: int3
44 ; TEXT-11-NEXT: int3
45 ; TEXT-11-NEXT: int3
46 ; TEXT-11-NEXT: int3
47 ; TEXT-11-NEXT: int3
48 ; TEXT-11-NEXT: int3
49 ; TEXT-11-NEXT: int3
50 ; TEXT-11-NEXT: int3
[all …]
/external/tensorflow/tensorflow/lite/delegates/gpu/common/task/
Dwork_group_picking.h33 const int3& grid,
35 std::vector<int3>* work_groups);
39 const int3& grid,
41 std::vector<int3>* work_groups);
43 int3 GetWorkGroupXY128ConvLinear(const int3& grid);
45 int3 GetWorkGroupXY128Simple(const int3& grid);
46 int3 GetWorkGroupXY128Conv(const int3& grid);
51 const KernelInfo& kernel_info, const int3& grid,
52 std::vector<int3>* work_groups);
55 const KernelInfo& kernel_info, const int3& grid,
[all …]
Dwork_group_picking.cc35 std::vector<int3> GenerateWorkGroupSizesXYMultipleOf( in GenerateWorkGroupSizesXYMultipleOf()
36 int multiplier, int3 grid, const KernelInfo& kernel_info, in GenerateWorkGroupSizesXYMultipleOf()
38 std::vector<int3> work_groups; in GenerateWorkGroupSizesXYMultipleOf()
65 std::vector<int3> GenerateWorkGroupSizesXMultipleOf( in GenerateWorkGroupSizesXMultipleOf()
66 int multiplier, int3 grid, const KernelInfo& kernel_info, in GenerateWorkGroupSizesXMultipleOf()
68 std::vector<int3> work_groups; in GenerateWorkGroupSizesXMultipleOf()
93 const KernelInfo& kernel_info, const int3& grid, in GetWorkGroupsAlignedToGrid()
94 std::vector<int3>* work_groups) { in GetWorkGroupsAlignedToGrid()
95 int3 max_wg_size; in GetWorkGroupsAlignedToGrid()
188 int3 GetWorkGroupSizeForApple(const uint3& grid_size) { in GetWorkGroupSizeForApple()
[all …]
Dgpu_operation.h115 const KernelInfo& kernel_info, std::vector<int3>* work_groups) const;
142 int3 work_group_size_ = int3(8, 4, 1);
165 virtual int3 GetGridSize() const;
172 int3 work_group_launch_order_ = int3(0, 1, 2);
173 int3 grid_size_ = int3(0, 0, 0);
178 int3 work_groups_count_ = int3(0, 0, 0);
/external/llvm-project/llvm/test/MC/X86/
Dalign-branch-basic.s9 # int3 is 1 byte
23 int3
33 int3
43 int3
55 int3
65 int3
77 int3
87 int3
97 int3
109 # CHECK: 200: int3
[all …]
Dalign-branch-relax-all.s11 int3
14 # CHECK: 1f: int3
16 int3
20 int3
27 int3
31 # CHECK: 7f: int3
34 int3
38 int3
Dalign-branch-single.s16 int3
24 int3
28 int3
36 int3
40 int3
48 int3
53 int3
61 int3
66 int3
74 int3
[all …]
Dalign-branch-necessary.s12 int3
19 int3
26 int3
34 int3
41 int3
49 int3
Dalign-branch-general.s14 int3
20 int3
26 int3
33 int3
39 int3
46 int3
Dalign-branch-fused.s10 int3
18 int3
22 int3
30 int3
34 int3
42 int3
Dalign-branch-enhanced-relaxation.s13 # RELAX-ALL: 0: cc int3
15 int3
25 int3
27 # CHECK: 3c: 2e cc int3
30 int3
/external/tensorflow/tensorflow/lite/delegates/gpu/cl/
Dcl_command_queue.h53 const int3& work_groups_count,
54 const int3& work_group_size);
56 absl::Status Dispatch(const CLKernel& kernel, const int3& work_groups_count,
57 const int3& work_group_size, CLEvent* event);
61 absl::Status EnqueueWriteImage(cl_mem memory, int3 region, const void* data);
62 absl::Status EnqueueReadImage(cl_mem memory, int3 region, void* data);
89 absl::Status Dispatch(const CLKernel& kernel, const int3& work_groups_count,
90 const int3& work_group_size) override;
95 const std::vector<int3>& work_groups_count,
96 const std::vector<int3>& work_group_sizes,
Dcl_operation.cc22 int3 GetWorkGroupsCount(int grid_dimension, const int3& grid_size, in GetWorkGroupsCount()
23 const int3& work_group_size, in GetWorkGroupsCount()
24 const int3& work_group_launch_order) { in GetWorkGroupsCount()
25 int3 work_groups_count; in GetWorkGroupsCount()
31 int3 wgs; in GetWorkGroupsCount()
38 int3 wgs; in GetWorkGroupsCount()
210 std::vector<int3> possible_work_groups; in Tune()
224 std::vector<int3> work_groups_count(possible_work_groups.size()); in Tune()
Dcl_command_queue.cc61 const int3& work_groups_count, in Dispatch()
62 const int3& work_group_size, in Dispatch()
86 const int3& work_groups_count, in Dispatch()
87 const int3& work_group_size) { in Dispatch()
102 absl::Status CLCommandQueue::EnqueueWriteImage(cl_mem memory, int3 region, in EnqueueWriteImage()
119 absl::Status CLCommandQueue::EnqueueReadImage(cl_mem memory, int3 region, in EnqueueReadImage()
198 const int3& work_groups_count, in Dispatch()
199 const int3& work_group_size) { in Dispatch()
221 const std::vector<int3>& work_groups_count, in GetBestWorkGroupIndex()
222 const std::vector<int3>& work_group_sizes, int* index) { in GetBestWorkGroupIndex()
/external/tensorflow/tensorflow/lite/delegates/gpu/common/tasks/special/
Dfc_fc_add.cc40 work_group_size_ = int3(16, 4, 1); in FCFCAdd()
42 work_group_size_ = int3(32, 4, 1); in FCFCAdd()
44 work_group_size_ = int3(32, 4, 1); in FCFCAdd()
47 work_group_size_ = int3(8, 4, 1); in FCFCAdd()
49 work_group_size_ = int3(8, 4, 1); in FCFCAdd()
51 work_group_size_ = int3(8, 4, 1); in FCFCAdd()
53 work_group_size_ = int3(16, 4, 1); in FCFCAdd()
171 int3 FCFCAdd::GetGridSize() const { return int3(dst_[0]->Slices(), 1, 1); } in GetGridSize()
/external/tensorflow/tensorflow/lite/delegates/gpu/common/tasks/
Dwinograd.h37 std::vector<int3>* work_groups) const override { in GetPossibleKernelWorkGroups()
40 int3 GetGridSize() const override;
67 int3 GetGridSize() const override;
71 std::vector<int3>* work_groups) const override;
89 int3 SelectBestWorkGroup(const KernelInfo& kernel_info) const;
104 std::vector<int3>* work_groups) const override { in GetPossibleKernelWorkGroups()
107 int3 GetGridSize() const override;
133 int3 GetGridSize() const override;
137 std::vector<int3>* work_groups) const override;
156 int3 SelectBestWorkGroup(const KernelInfo& kernel_info) const;
Dconv_metal.cc59 int3 block_size;
60 int3 launch_order;
69 int3 launch_remap; in GlobalIdsGen()
620 int GetGroupsCount(const BHWC& dst_shape, const int3& wg_size, in GetGroupsCount()
621 const int3& block_size) { in GetGroupsCount()
632 int GetGroupsCountForLinearWH(const BHWC& dst_shape, const int3& wg_size, in GetGroupsCountForLinearWH()
633 const int3& block_size) { in GetGroupsCountForLinearWH()
644 int GetGroupsCountForLinearWHS(const BHWC& dst_shape, const int3& wg_size, in GetGroupsCountForLinearWHS()
645 const int3& block_size) { in GetGroupsCountForLinearWHS()
703 params.block_size = int3(1, 1, 1); in GetConvParamsForA7A8()
[all …]
Dfully_connected.cc45 work_group_size_ = int3(16, 4, 1); in FullyConnected()
47 work_group_size_ = int3(32, 4, 1); in FullyConnected()
49 work_group_size_ = int3(32, 4, 1); in FullyConnected()
53 work_group_size_ = int3(8, 4, 1); in FullyConnected()
55 work_group_size_ = int3(16, 4, 1); in FullyConnected()
153 int3 FullyConnected::GetGridSize() const { in GetGridSize()
154 return int3(dst_[0]->Slices(), 1, 1); in GetGridSize()
Dwinograd.cc189 int3 Winograd4x4To36::GetGridSize() const { in GetGridSize()
196 return int3(tiles_x, tiles_y, src_[0]->Slices()); in GetGridSize()
224 desc.work_group_size_ = int3(8, 4, 1); in CreateWinograd4x4To36()
232 work_group_size_ = int3(32, 1, 1); in Winograd4x4To36TileX6()
439 int3 Winograd4x4To36TileX6::SelectBestWorkGroup( in SelectBestWorkGroup()
441 const std::vector<int3> wgs = {{8, 6, 4}, {8, 6, 2}, {4, 6, 2}, in SelectBestWorkGroup()
460 int3 Winograd4x4To36TileX6::GetGridSize() const { in GetGridSize()
464 return int3(grid_x, grid_y, grid_z); in GetGridSize()
469 const KernelInfo& kernel_info, std::vector<int3>* work_groups) const { in GetPossibleKernelWorkGroups()
471 work_groups->push_back(int3(4, 6, 1)); in GetPossibleKernelWorkGroups()
[all …]
Dconv_metal.h41 int3 block_size;
42 int3 work_group_size;
43 int3 work_group_launch_order;
60 std::vector<int3>* work_groups) const override { in GetPossibleKernelWorkGroups()
63 int3 GetGridSize() const override;
/external/angle/third_party/vulkan-deps/glslang/src/Test/
Dhlsl.promotions.frag7 uniform int3 i3;
20 void Fn_I3(int3 x) { }
31 int3 Fn_R_I3U(out int3 p) { p = u3; return u3; }
32 int3 Fn_R_I3B(out int3 p) { p = b3; return b3; }
33 int3 Fn_R_I3F(out int3 p) { p = f3; return f3; }
34 int3 Fn_R_I3D(out int3 p) { p = d3; return d3; } // valid, but loss of precision on downconvers…
59 int3 r10 = b3;
60 int3 r11 = u3;
61 int3 r12 = f3;
62 int3 r13 = d3; // valid, but loss of precision on downconversion.
Dhlsl.this.frag5 int memFun1(int3 var)
11 int3 var = int3(1,2,3);
25 int i = T.memFun1(int3(10,11,12));
/external/deqp-deps/glslang/Test/
Dhlsl.promotions.frag7 uniform int3 i3;
20 void Fn_I3(int3 x) { }
31 int3 Fn_R_I3U(out int3 p) { p = u3; return u3; }
32 int3 Fn_R_I3B(out int3 p) { p = b3; return b3; }
33 int3 Fn_R_I3F(out int3 p) { p = f3; return f3; }
34 int3 Fn_R_I3D(out int3 p) { p = d3; return d3; } // valid, but loss of precision on downconvers…
59 int3 r10 = b3;
60 int3 r11 = u3;
61 int3 r12 = f3;
62 int3 r13 = d3; // valid, but loss of precision on downconversion.
Dhlsl.this.frag5 int memFun1(int3 var)
11 int3 var = int3(1,2,3);
25 int i = T.memFun1(int3(10,11,12));
/external/llvm-project/lld/test/ELF/linkerscript/
Dexcludefile.s17 # CHECK-NEXT: : cc int3
18 # CHECK-NEXT: : cc int3
22 # CHECK-NEXT: : cc int3
23 # CHECK-NEXT: : cc int3
38 # EXCLUDE-NEXT: : cc int3
39 # EXCLUDE-NEXT: : cc int3

12345678910>>...15