Searched refs:is_3src (Results 1 – 11 of 11) sorted by relevance
| /external/mesa3d/src/intel/compiler/ |
| D | test_eu_compact.cpp | 78 is_3src(devinfo, brw_inst_opcode(devinfo, inst))) { in clear_pad_bits()
96 if (is_3src(devinfo, brw_inst_opcode(devinfo, src))) { in skip_bit()
|
| D | brw_ir.h | 93 bool is_3src(const struct gen_device_info *devinfo) const;
|
| D | brw_fs_bank_conflicts.cpp | 647 } else if (inst->is_3src(v->devinfo) && in shader_conflict_weight_matrix()
946 return inst->is_3src(devinfo) && in has_bank_conflict()
|
| D | brw_shader.cpp | 870 backend_instruction::is_3src(const struct gen_device_info *devinfo) const in is_3src() function in backend_instruction
872 return ::is_3src(devinfo, opcode); in is_3src()
|
| D | brw_vec4_copy_propagation.cpp | 376 if (inst->is_3src(devinfo) && in try_copy_propagate()
|
| D | brw_eu_compact.c | 1654 if (is_3src(devinfo, brw_inst_opcode(devinfo, src))) { in try_compact_instruction()
2039 is_3src(devinfo, brw_opcode_decode( in uncompact_instruction()
|
| D | brw_fs_copy_propagation.cpp | 396 if (inst->is_3src(devinfo)) { in can_take_stride()
|
| D | brw_eu.h | 1415 is_3src(const struct gen_device_info *devinfo, enum opcode opcode) in is_3src() function
|
| D | brw_vec4.cpp | 2010 if (inst->is_3src(devinfo) && inst->dst.is_null()) { in fixup_3src_null_dest()
2095 if (inst->is_3src(devinfo)) { in convert_to_hw_regs()
|
| D | brw_fs.cpp | 6352 if (inst->conditional_mod && (devinfo->gen < 8 || inst->is_3src(devinfo))) in get_fpu_lowered_simd_width()
6360 if (inst->is_3src(devinfo) && !devinfo->supports_simd16_3src) in get_fpu_lowered_simd_width()
7799 if (inst->is_3src(devinfo) && inst->dst.is_null()) { in fixup_3src_null_dest()
|
| D | brw_eu_emit.c | 628 if (is_3src(devinfo, brw_inst_opcode(devinfo, insn)) && in brw_inst_set_state()
|