Home
last modified time | relevance | path

Searched refs:kZeroRegCode (Results 1 – 7 of 7) sorted by relevance

/external/vixl/src/aarch64/
Ddisasm-aarch64.h147 return (instr->GetRd() == kZeroRegCode); in RdIsZROrSP()
151 return (instr->GetRn() == kZeroRegCode); in RnIsZROrSP()
155 return (instr->GetRm() == kZeroRegCode); in RmIsZROrSP()
159 return (instr->GetRa() == kZeroRegCode); in RaIsZROrSP()
Dregisters-aarch64.h298 bool IsZero() const { return IsRegister() && (code_ == kZeroRegCode); } in IsZero()
Dinstructions-aarch64.h106 const unsigned kZeroRegCode = 31; variable
Ddisasm-aarch64.cc590 if (instr->GetRn() == kZeroRegCode) { in VisitBitfield()
6129 bool rm_is_zr = instr->GetRm() == kZeroRegCode; in VisitSVEContiguousFirstFaultLoad_ScalarPlusScalar()
6375 if (instr->GetRm() != kZeroRegCode) { in VisitSVEContiguousPrefetch_ScalarPlusScalar()
9780 reg_num = (reg_num == kZeroRegCode) ? kSPRegInternalCode : reg_num; in GetRegNumForField()
10602 if (((instr->GetRd() == kZeroRegCode) || (instr->GetRn() == kZeroRegCode)) && in SubstituteExtendField()
10636 if (rm == kZeroRegCode) { in SubstituteLSRegOffsetField()
Dsimulator-aarch64.cc307 ((code == kZeroRegCode) && (mode == Reg31IsStackPointer))) { in WRegNameForCode()
308 code = kZeroRegCode + 1; in WRegNameForCode()
318 ((code == kZeroRegCode) && (mode == Reg31IsStackPointer))) { in XRegNameForCode()
319 code = kZeroRegCode + 1; in XRegNameForCode()
892 if (code == kZeroRegCode) { in PrintRegister()
2800 bool is_acquire = (instr->ExtractBit(23) == 1) && (rt != kZeroRegCode); in AtomicMemorySimpleHelper()
2865 bool is_acquire = (instr->ExtractBit(23) == 1) && (rt != kZeroRegCode); in AtomicMemorySwapHelper()
9674 if (instr->GetRm() == kZeroRegCode) { in VisitSVEContiguousPrefetch_ScalarPlusScalar()
/external/vixl/test/aarch64/
Dtest-api-aarch64.cc177 VIXL_CHECK(xzr.GetBit() == (UINT64_C(1) << kZeroRegCode)); in TEST()
Dtest-trace-aarch64.cc2998 if (i == kZeroRegCode) continue; in TraceTestHelper()