Home
last modified time | relevance | path

Searched refs:ld2h (Results 1 – 22 of 22) sorted by relevance

/external/llvm-project/llvm/test/MC/AArch64/SVE/
Dld2h-diagnostics.s7 ld2h {z12.h, z13.h}, p4/z, [x12, #-18, MUL VL] label
12 ld2h {z7.h, z8.h}, p3/z, [x1, #16, MUL VL] label
21 ld2h {z12.h, z13.h}, p4/z, [x12, #-7, MUL VL] label
26 ld2h {z7.h, z8.h}, p3/z, [x1, #5, MUL VL] label
35 ld2h { z0.h, z1.h }, p0/z, [x0, x0] label
40 ld2h { z0.h, z1.h }, p0/z, [x0, xzr] label
45 ld2h { z0.h, z1.h }, p0/z, [x0, x0, lsl #2] label
50 ld2h { z0.h, z1.h }, p0/z, [x0, w0] label
55 ld2h { z0.h, z1.h }, p0/z, [x0, w0, uxtw] label
64 ld2h {z2.h, z3.h}, p8/z, [x15, #10, MUL VL] label
[all …]
Dld2h.s10 ld2h { z0.h, z1.h }, p0/z, [x0, x0, lsl #1] label
16 ld2h { z5.h, z6.h }, p3/z, [x17, x16, lsl #1] label
22 ld2h { z0.h, z1.h }, p0/z, [x0] label
28 ld2h { z23.h, z24.h }, p3/z, [x13, #-16, mul vl] label
34 ld2h { z21.h, z22.h }, p5/z, [x10, #10, mul vl] label
/external/llvm-project/clang/test/CodeGenCXX/
Dfloat16-declarations.cpp141 _Float16 ld2h = 42.0l; in main() local
/external/llvm-project/clang/test/AST/
Dfloat16.cpp337 _Float16 ld2h = 42.0l; in main() local
/external/llvm-project/llvm/test/CodeGen/AArch64/
Dsve-intrinsics-ldN-reg+reg-addr-mode.ll17 ; ld2h
20 ; CHECK: ld2h { z0.h, z1.h }, p0/z, [x0, x1, lsl #1]
29 ; CHECK: ld2h { z0.h, z1.h }, p0/z, [x0, x1, lsl #1]
38 ; CHECK: ld2h { z0.h, z1.h }, p0/z, [x0, x1, lsl #1]
Dsve-intrinsics-ldN-reg+imm-addr-mode.ll77 ; ld2h
80 ; CHECK: ld2h { z0.h, z1.h }, p0/z, [x0, #14, mul vl]
90 ; CHECK: ld2h { z0.h, z1.h }, p0/z, [x0, #-16, mul vl]
100 ; CHECK: ld2h { z0.h, z1.h }, p0/z, [x0, #12, mul vl]
Dsve-intrinsics-loads.ll303 ; CHECK: ld2h { z0.h, z1.h }, p0/z, [x0]
311 ; CHECK: ld2h { z0.h, z1.h }, p0/z, [x0]
319 ; CHECK: ld2h { z0.h, z1.h }, p0/z, [x0]
/external/vixl/test/aarch64/
Dtest-disasm-sve-aarch64.cc3942 COMPARE_PREFIX(ld2h(z15.VnH(), z16.VnH(), p6.Zeroing(), SVEMemOperand(x19)), in TEST()
3944 COMPARE_PREFIX(ld2h(z15.VnH(), in TEST()
3949 COMPARE_PREFIX(ld2h(z15.VnH(), in TEST()
4182 COMPARE_PREFIX(ld2h(z31.VnH(), in TEST()
4187 COMPARE_PREFIX(ld2h(z31.VnH(), in TEST()
4192 COMPARE_PREFIX(ld2h(z31.VnH(), in TEST()
Dtest-trace-aarch64.cc2805 __ ld2h(z21.VnH(), z22.VnH(), p6.Zeroing(), SVEMemOperand(x0, 4, SVE_MUL_VL)); in GenerateTestSequenceSVE() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64SVEInstrInfo.td445 defm LD2H_IMM : sve_mem_eld_si<0b01, 0b01, ZZ_h, "ld2h", simm4s2>;
459 def LD2H : sve_mem_eld_ss<0b01, 0b01, ZZ_h, "ld2h", GPR64NoXZRshifted16>;
/external/llvm-project/llvm/lib/Target/AArch64/
DAArch64SVEInstrInfo.td785 defm LD2H_IMM : sve_mem_eld_si<0b01, 0b01, ZZ_h, "ld2h", simm4s2>;
799 def LD2H : sve_mem_eld_ss<0b01, 0b01, ZZ_h, "ld2h", GPR64NoXZRshifted16>;
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/
DAArch64GenAsmMatcher.inc12515 "ld1rw\005ld1sb\005ld1sh\005ld1sw\004ld1w\003ld2\004ld2b\004ld2d\004ld2h"
15442 …{ 1988 /* ld2h */, AArch64::LD2H_IMM, Convert__SVEVectorList2161_0__SVEPredicate3bAnyReg1_1__Reg1_…
15443 …{ 1988 /* ld2h */, AArch64::LD2H, Convert__SVEVectorList2161_0__SVEPredicate3bAnyReg1_1__Reg1_5__G…
15444 …{ 1988 /* ld2h */, AArch64::LD2H_IMM, Convert__SVEVectorList2161_0__SVEPredicate3bAnyReg1_1__Reg1_…
22815 …{ 1988 /* ld2h */, AArch64::LD2H_IMM, Convert__SVEVectorList2161_0__SVEPredicate3bAnyReg1_1__Reg1_…
22816 …{ 1988 /* ld2h */, AArch64::LD2H, Convert__SVEVectorList2161_0__SVEPredicate3bAnyReg1_1__Reg1_5__G…
22817 …{ 1988 /* ld2h */, AArch64::LD2H_IMM, Convert__SVEVectorList2161_0__SVEPredicate3bAnyReg1_1__Reg1_…
32783 { 1988 /* ld2h */, 2 /* 1 */, MCK_SVEPredicate3bAnyReg, AMFBS_HasSVE },
32784 { 1988 /* ld2h */, 1 /* 0 */, MCK_SVEVectorList216, AMFBS_HasSVE },
32785 { 1988 /* ld2h */, 2 /* 1 */, MCK_SVEPredicate3bAnyReg, AMFBS_HasSVE },
[all …]
DAArch64GenAsmWriter.inc22357 /* 4625 */ "ld2h $\xFF\x01\x24, $\xFF\x02\x07/z, [$\x03]\0"
DAArch64GenAsmWriter1.inc23078 /* 4617 */ "ld2h $\xFF\x01\x24, $\xFF\x02\x07/z, [$\x03]\0"
/external/vixl/src/aarch64/
Dassembler-aarch64.h4626 void ld2h(const ZRegister& zt1,
Dmacro-assembler-aarch64.h4918 ld2h(zt1, zt2, pg, addr); in Ld2h()
/external/vixl/test/test-trace-reference/
Dlog-disasm-colour2434 0x~~~~~~~~~~~~~~~~ a4a2f815 ld2h {z21.h, z22.h}, p6/z, [x0, #4, mul vl]
Dlog-disasm2434 0x~~~~~~~~~~~~~~~~ a4a2f815 ld2h {z21.h, z22.h}, p6/z, [x0, #4, mul vl]
Dlog-cpufeatures-custom2433 0x~~~~~~~~~~~~~~~~ a4a2f815 ld2h {z21.h, z22.h}, p6/z, [x0, #4, mul vl] ### {SVE} ###
Dlog-cpufeatures-colour2433 0x~~~~~~~~~~~~~~~~ a4a2f815 ld2h {z21.h, z22.h}, p6/z, [x0, #4, mul vl] SVE
Dlog-cpufeatures2433 0x~~~~~~~~~~~~~~~~ a4a2f815 ld2h {z21.h, z22.h}, p6/z, [x0, #4, mul vl] // Needs: SVE
Dlog-all10932 0x~~~~~~~~~~~~~~~~ a4a2f815 ld2h {z21.h, z22.h}, p6/z, [x0, #4, mul vl]