Home
last modified time | relevance | path

Searched refs:load8 (Results 1 – 25 of 31) sorted by relevance

12

/external/libvpx/libvpx/vpx_dsp/mips/
Ditrans16_dspr2.c25 int load1, load2, load3, load4, load5, load6, load7, load8; in idct16_rows_dspr2() local
129 [load8] "=&r"(load8), [result1] "=&r"(result1), in idct16_rows_dspr2()
254 [load8] "=&r"(load8), [result1] "=&r"(result1), in idct16_rows_dspr2()
400 int load1, load2, load3, load4, load5, load6, load7, load8; in idct16_cols_add_blk_dspr2() local
514 [load8] "=&r"(load8), [result1] "=&r"(result1), in idct16_cols_add_blk_dspr2()
640 [load8] "=&r"(load8), [result1] "=&r"(result1), in idct16_cols_add_blk_dspr2()
857 [load8] "=&r"(load8), [dest_pix] "+r"(dest_pix) in idct16_cols_add_blk_dspr2()
/external/llvm-project/llvm/test/CodeGen/XCore/
Dload.ll32 define i32 @load8(i8* %p, i32 %offset) nounwind {
34 ; CHECK-LABEL: load8:
/external/llvm/test/CodeGen/XCore/
Dload.ll32 define i32 @load8(i8* %p, i32 %offset) nounwind {
34 ; CHECK-LABEL: load8:
/external/llvm-project/llvm/test/CodeGen/PowerPC/
Dunal-altivec.ll17 %wide.load8 = load <4 x float>, <4 x float>* %3, align 4
19 …%5 = fadd <4 x float> %wide.load8, <float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, fl…
/external/llvm-project/llvm/test/CodeGen/AArch64/
Dfalkor-hwpf-fix.ll54 %load8 = load i32, i32* %gep8
56 %add4 = add i32 %load7, %load8
Df16-convert.ll99 define float @load8(i16* nocapture readonly %a) nounwind {
100 ; CHECK-LABEL: load8:
/external/llvm/test/CodeGen/PowerPC/
Dunal-altivec.ll17 %wide.load8 = load <4 x float>, <4 x float>* %3, align 4
19 …%5 = fadd <4 x float> %wide.load8, <float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, fl…
/external/llvm-project/llvm/test/Instrumentation/DataFlowSanitizer/
Dload.ll18 define i8 @load8(i8* %p) {
19 ; COMBINE_PTR_LABEL: @"dfs$load8"
32 ; NO_COMBINE_PTR_LABEL: @"dfs$load8"
Dfast16labels.ll19 define i8 @load8(i8* %p) {
20 ; CHECK-LABEL: define i8 @"dfs$load8"
Dcallback.ll5 define i8 @load8(i8* %p) {
/external/llvm/test/Instrumentation/DataFlowSanitizer/
Dload.ll18 define i8 @load8(i8* %p) {
19 ; COMBINE_PTR_LABEL: @"dfs$load8"
32 ; NO_COMBINE_PTR_LABEL: @"dfs$load8"
/external/llvm-project/clang/test/CodeGenCXX/
Datomic-inline.cpp9 AM8 load8() { in load8() function
/external/llvm/test/Instrumentation/AddressSanitizer/
Dexperiment-call.ll34 define void @load8(i64* %p) sanitize_address {
38 ; CHECK-LABEL: define void @load8
Dexperiment.ll34 define void @load8(i64* %p) sanitize_address {
38 ; CHECK-LABEL: define void @load8
/external/llvm-project/llvm/test/Instrumentation/AddressSanitizer/
Dexperiment.ll35 define void @load8(i64* %p) sanitize_address {
39 ; CHECK-LABEL: define void @load8
Dexperiment-call.ll35 define void @load8(i64* %p) sanitize_address {
39 ; CHECK-LABEL: define void @load8
/external/llvm-project/llvm/test/CodeGen/AMDGPU/
Dpromote-constOffset-to-imm.ll68 %load8 = load i64, i64 addrspace(1)* %add.ptr8.7, align 8
69 %add.7 = add i64 %load8, %add.6
179 %load8 = load i64, i64 addrspace(1)* %add.ptr8.7, align 8
180 %add.7 = add i64 %load8, %add.6
280 %load8 = load i32, i32 addrspace(1)* %add.ptr8.7, align 4
281 %add.7 = add i32 %load8, %add.6
486 %load8 = load i64, i64 addrspace(1)* %add.ptr8.7, align 8
487 %add7 = add i64 %load8, %load1
/external/llvm-project/llvm/test/CodeGen/AVR/
Dload.ll3 define i8 @load8(i8* %x) {
4 ; CHECK-LABEL: load8:
/external/llvm-project/llvm/test/Transforms/LoopUnroll/X86/
Dpartial.ll18 %wide.load8 = load <2 x double>, <2 x double>* %3, align 8
20 %5 = fadd <2 x double> %wide.load8, <double 1.000000e+00, double 1.000000e+00>
/external/llvm/test/Transforms/LoopUnroll/X86/
Dpartial.ll18 %wide.load8 = load <2 x double>, <2 x double>* %3, align 8
20 %5 = fadd <2 x double> %wide.load8, <double 1.000000e+00, double 1.000000e+00>
/external/llvm-project/polly/docs/experiments/matmul/
Dmatmul.polly.interchanged.ll148 %wide.load8 = load <4 x float>, <4 x float>* %5, align 16, !alias.scope !11, !noalias !13
152 %8 = fmul <4 x float> %broadcast.splat11, %wide.load8
169 %wide.load8.1 = load <4 x float>, <4 x float>* %19, align 16, !alias.scope !11, !noalias !13
173 %22 = fmul <4 x float> %broadcast.splat11, %wide.load8.1
/external/llvm-project/llvm/test/CodeGen/WebAssembly/
Dsimd-load-lane-offset.ll12 declare <16 x i8> @llvm.wasm.load8.lane(i8*, <16 x i8>, i32)
34 %t = tail call <16 x i8> @llvm.wasm.load8.lane(i8* %p, <16 x i8> %v, i32 0)
51 %t = tail call <16 x i8> @llvm.wasm.load8.lane(i8* %s, <16 x i8> %v, i32 0)
66 %t = tail call <16 x i8> @llvm.wasm.load8.lane(i8* %s, <16 x i8> %v, i32 0)
81 %t = tail call <16 x i8> @llvm.wasm.load8.lane(i8* %s, <16 x i8> %v, i32 0)
98 %t = tail call <16 x i8> @llvm.wasm.load8.lane(i8* %s, <16 x i8> %v, i32 0)
113 %t = tail call <16 x i8> @llvm.wasm.load8.lane(i8* %s, <16 x i8> %v, i32 0)
126 %t = tail call <16 x i8> @llvm.wasm.load8.lane(i8* %s, <16 x i8> %v, i32 0)
139 %t = tail call <16 x i8> @llvm.wasm.load8.lane(i8* @gv_i8, <16 x i8> %v, i32 0)
/external/llvm-project/llvm/test/CodeGen/ARC/
Dldst.ll23 ; CHECK-LABEL: load8
26 define i8 @load8(i8* %bp) nounwind {
/external/llvm/test/CodeGen/AArch64/
Df16-convert.ll99 define float @load8(i16* nocapture readonly %a) nounwind {
100 ; CHECK-LABEL: load8:
/external/skia/src/opts/
DSkVM_opts.h118 STRIDE_1(Op::load8 ): r[d].i32 = 0; memcpy(&r[d].i32, args[immA], 1); break; in interpret_skvm()
124 STRIDE_K(Op::load8 ): r[d].i32= skvx::cast<int>(U8 ::Load(args[immA])); break; in interpret_skvm()

12