Searched refs:lr_irq (Results 1 – 11 of 11) sorted by relevance
| /external/llvm-project/llvm/test/MC/ARM/ |
| D | move-banked-regs.s | 51 mrs r4, lr_irq
54 @ CHECK-ARM: mrs r4, lr_irq @ encoding: [0x00,0x43,0x00,0xe1]
57 @ CHECK-THUMB: mrs r4, lr_irq @ encoding: [0xe0,0xf3,0x30,0x84]
161 msr lr_irq, r4
164 @ CHECK-ARM: msr lr_irq, r4 @ encoding: [0x04,0xf3,0x20,0xe1]
167 @ CHECK-THUMB: msr lr_irq, r4 @ encoding: [0x84,0xf3,0x30,0x80]
|
| /external/llvm/test/MC/ARM/ |
| D | move-banked-regs.s | 51 mrs r4, lr_irq
54 @ CHECK-ARM: mrs r4, lr_irq @ encoding: [0x00,0x43,0x00,0xe1]
57 @ CHECK-THUMB: mrs r4, lr_irq @ encoding: [0xe0,0xf3,0x30,0x84]
161 msr lr_irq, r4
164 @ CHECK-ARM: msr lr_irq, r4 @ encoding: [0x04,0xf3,0x20,0xe1]
167 @ CHECK-THUMB: msr lr_irq, r4 @ encoding: [0x84,0xf3,0x30,0x80]
|
| /external/arm-trusted-firmware/include/arch/aarch32/ |
| D | smccc_macros.S | 67 mrs r8, lr_irq
209 msr lr_irq, r8
|
| D | smccc_helpers.h | 57 u_register_t lr_irq; member
|
| /external/llvm-project/llvm/test/MC/Disassembler/ARM/ |
| D | move-banked-regs-thumb.txt | 38 @ CHECK: mrs r4, lr_irq
115 @ CHECK: msr lr_irq, r4
|
| D | move-banked-regs-arm.txt | 39 @ CHECK: mrs r4, lr_irq
113 @ CHECK: msr lr_irq, r4
|
| /external/llvm/test/MC/Disassembler/ARM/ |
| D | move-banked-regs-arm.txt | 39 @ CHECK: mrs r4, lr_irq
113 @ CHECK: msr lr_irq, r4
|
| D | move-banked-regs-thumb.txt | 38 @ CHECK: mrs r4, lr_irq
115 @ CHECK: msr lr_irq, r4
|
| /external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/ARM/ |
| D | ARMGenSystemRegister.inc | 6 lr_irq = 3,
102 { "lr_irq", 0x10 }, // 14
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMSystemRegister.td | 137 def : BankedReg<"lr_irq", 0x10>;
|
| /external/llvm-project/llvm/lib/Target/ARM/ |
| D | ARMSystemRegister.td | 137 def : BankedReg<"lr_irq", 0x10>;
|