Home
last modified time | relevance | path

Searched refs:mfspr (Results 1 – 25 of 68) sorted by relevance

123

/external/linux-kselftest/tools/testing/selftests/powerpc/pmu/ebb/
Debb.c39 val = mfspr(SPRN_MMCR0); in reset_ebb_with_clear_mask()
61 val = mfspr(SPRN_MMCR0); in ebb_check_mmcr0()
104 val = mfspr(SPRN_BESCR); in standard_ebb_callee()
113 val = mfspr(SPRN_MMCR0); in standard_ebb_callee()
221 mmcr0 = mfspr(SPRN_MMCR0); in dump_ebb_hw_state()
222 bescr = mfspr(SPRN_BESCR); in dump_ebb_hw_state()
236 mmcr0, decode_mmcr0(mmcr0), mfspr(SPRN_MMCR2), in dump_ebb_hw_state()
237 mfspr(SPRN_EBBHR), bescr, decode_bescr(bescr), in dump_ebb_hw_state()
238 mfspr(SPRN_PMC1), mfspr(SPRN_PMC2), mfspr(SPRN_PMC3), in dump_ebb_hw_state()
239 mfspr(SPRN_PMC4), mfspr(SPRN_PMC5), mfspr(SPRN_PMC6), in dump_ebb_hw_state()
[all …]
Dcycles_with_freeze_test.c30 val = mfspr(SPRN_BESCR); in ebb_callee()
39 val = mfspr(SPRN_MMCR0); in ebb_callee()
84 mtspr(SPRN_MMCR0, mfspr(SPRN_MMCR0) & ~MMCR0_FC); in cycles_with_freeze()
90 mtspr(SPRN_MMCR0, mfspr(SPRN_MMCR0) | MMCR0_FC); in cycles_with_freeze()
92 val = mfspr(SPRN_MMCR0); in cycles_with_freeze()
Dback_to_back_ebbs_test.c31 val = mfspr(SPRN_BESCR); in ebb_callee()
52 siar = mfspr(SPRN_SIAR); in ebb_callee()
55 val = mfspr(SPRN_PMC1); in ebb_callee()
58 val = mfspr(SPRN_MMCR0); in ebb_callee()
Dclose_clears_pmcc_test.c51 mfspr(SPRN_EBBHR); in close_clears_pmcc()
52 mfspr(SPRN_EBBRR); in close_clears_pmcc()
53 mfspr(SPRN_BESCR); in close_clears_pmcc()
Dfork_cleanup_test.c29 FAIL_IF(mfspr(SPRN_BESCR) != 0); in child()
30 FAIL_IF(mfspr(SPRN_EBBHR) != 0); in child()
31 FAIL_IF(mfspr(SPRN_EBBRR) != 0); in child()
Dpmc56_overflow_test.c23 val = mfspr(SPRN_BESCR); in ebb_callee()
32 val = mfspr(SPRN_PMC5); in ebb_callee()
38 val = mfspr(SPRN_PMC6); in ebb_callee()
Dpmae_handling_test.c35 val = mfspr(SPRN_BESCR); in syscall_ebb_callee()
44 before = mfspr(SPRN_MMCR0); in syscall_ebb_callee()
49 after = mfspr(SPRN_MMCR0); in syscall_ebb_callee()
Dinstruction_count_test.c35 mtspr(SPRN_MMCR0, mfspr(SPRN_MMCR0) & ~MMCR0_FC); in do_count_loop()
41 mtspr(SPRN_MMCR0, mfspr(SPRN_MMCR0) | MMCR0_FC); in do_count_loop()
94 val = mfspr(SPRN_BESCR); in pmc4_ebb_callee()
128 mtspr(SPRN_MMCR0, mfspr(SPRN_MMCR0) & ~MMCR0_FC); in instruction_count()
Dreg_access_test.c24 val = mfspr(SPRN_BESCR); in reg_access()
30 val = mfspr(SPRN_EBBHR); in reg_access()
Dno_handler_test.c34 val = mfspr(SPRN_EBBHR); in no_handler_test()
48 val = mfspr(SPRN_MMCR0); in no_handler_test()
/external/llvm/test/MC/PowerPC/
Dppc64-encoding-bookIII.s24 # CHECK-BE: mfspr 4, 260 # encoding: [0x7c,0x84,0x42,0xa6]
25 # CHECK-LE: mfspr 4, 260 # encoding: [0xa6,0x42,0x84,0x7c]
28 # CHECK-BE: mfspr 4, 261 # encoding: [0x7c,0x85,0x42,0xa6]
29 # CHECK-LE: mfspr 4, 261 # encoding: [0xa6,0x42,0x85,0x7c]
32 # CHECK-BE: mfspr 4, 262 # encoding: [0x7c,0x86,0x42,0xa6]
33 # CHECK-LE: mfspr 4, 262 # encoding: [0xa6,0x42,0x86,0x7c]
36 # CHECK-BE: mfspr 4, 263 # encoding: [0x7c,0x87,0x42,0xa6]
37 # CHECK-LE: mfspr 4, 263 # encoding: [0xa6,0x42,0x87,0x7c]
40 # CHECK-BE: mfspr 2, 260 # encoding: [0x7c,0x44,0x42,0xa6]
41 # CHECK-LE: mfspr 2, 260 # encoding: [0xa6,0x42,0x44,0x7c]
[all …]
/external/capstone/suite/MC/PowerPC/
Dppc64-encoding-bookIII.s.cs7 0x7c,0x90,0x42,0xa6 = mfspr 4, 272
8 0x7c,0x91,0x42,0xa6 = mfspr 4, 273
9 0x7c,0x92,0x42,0xa6 = mfspr 4, 274
10 0x7c,0x93,0x42,0xa6 = mfspr 4, 275
20 0x7c,0x96,0x02,0xa6 = mfspr 4, 22
23 0x7c,0x99,0x02,0xa6 = mfspr 4, 25
25 0x7c,0x9a,0x02,0xa6 = mfspr 4, 26
27 0x7c,0x9b,0x02,0xa6 = mfspr 4, 27
/external/llvm-project/llvm/test/MC/PowerPC/
Dppc64-encoding-bookIII.s32 # CHECK-BE: mfspr 4, 260 # encoding: [0x7c,0x84,0x42,0xa6]
33 # CHECK-LE: mfspr 4, 260 # encoding: [0xa6,0x42,0x84,0x7c]
36 # CHECK-BE: mfspr 4, 261 # encoding: [0x7c,0x85,0x42,0xa6]
37 # CHECK-LE: mfspr 4, 261 # encoding: [0xa6,0x42,0x85,0x7c]
40 # CHECK-BE: mfspr 4, 262 # encoding: [0x7c,0x86,0x42,0xa6]
41 # CHECK-LE: mfspr 4, 262 # encoding: [0xa6,0x42,0x86,0x7c]
44 # CHECK-BE: mfspr 4, 263 # encoding: [0x7c,0x87,0x42,0xa6]
45 # CHECK-LE: mfspr 4, 263 # encoding: [0xa6,0x42,0x87,0x7c]
48 # CHECK-BE: mfspr 2, 260 # encoding: [0x7c,0x44,0x42,0xa6]
49 # CHECK-LE: mfspr 2, 260 # encoding: [0xa6,0x42,0x44,0x7c]
[all …]
/external/llvm/test/MC/Disassembler/PowerPC/
Dppc64-encoding-bookIII.txt18 # CHECK: mfspr 4, 272
21 # CHECK: mfspr 4, 273
24 # CHECK: mfspr 4, 274
27 # CHECK: mfspr 4, 275
57 # CHECK: mfspr 4, 22
66 # CHECK: mfspr 4, 25
72 # CHECK: mfspr 4, 26
78 # CHECK: mfspr 4, 27
/external/llvm/test/CodeGen/PowerPC/
Dppc32-cyclecounter.ll13 ; CHECK: mfspr 3, 269
14 ; CHECK: mfspr 4, 268
15 ; CHECK: mfspr [[REG:[0-9]+]], 269
Dmftb.ll3 ; On all other CPUs (including generic, ppc, ppc64), the mfspr instruction
29 ; CHECK-MFSPR: mfspr 3, 268
41 ; CHECK-MFSPR: mfspr 3, 269
53 ; CHECK-MFSPR: mfspr 3, 268
65 ; CHECK-MFSPR: mfspr 3, 269
Dhtm.ll91 ; CHECK: mfspr [[REG1:[0-9]+]], 130
99 ; CHECK: mfspr [[REG1:[0-9]+]], 131
107 ; CHECK: mfspr [[REG1:[0-9]+]], 128
115 ; CHECK: mfspr [[REG1:[0-9]+]], 129
/external/llvm-project/llvm/test/CodeGen/PowerPC/
Dppc32-cyclecounter.ll13 ; CHECK: mfspr 3, 269
14 ; CHECK: mfspr 4, 268
15 ; CHECK: mfspr [[REG:[0-9]+]], 269
Dmftb.ll3 ; On all other CPUs (including generic, ppc, ppc64), the mfspr instruction
29 ; CHECK-MFSPR: mfspr 3, 268
41 ; CHECK-MFSPR: mfspr 3, 269
53 ; CHECK-MFSPR: mfspr 3, 268
65 ; CHECK-MFSPR: mfspr 3, 269
Dhtm.ll94 ; CHECK: mfspr [[REG1:[0-9]+]], 130
102 ; CHECK: mfspr [[REG1:[0-9]+]], 131
110 ; CHECK: mfspr [[REG1:[0-9]+]], 128
118 ; CHECK: mfspr [[REG1:[0-9]+]], 129
/external/linux-kselftest/tools/testing/selftests/powerpc/tm/
Dtm-tmspr.c62 tfhar_rd = mfspr(SPRN_TFHAR); in tfiar_tfhar()
63 tfiar_rd = mfspr(SPRN_TFIAR); in tfiar_tfhar()
89 result = mfspr(SPRN_TEXASR); in texasr()
/external/linux-kselftest/tools/testing/selftests/powerpc/ptrace/
Dptrace-tar.c34 reg[0] = mfspr(SPRN_TAR); in tar()
35 reg[1] = mfspr(SPRN_PPR); in tar()
36 reg[2] = mfspr(SPRN_DSCR); in tar()
Dptrace-tm-tar.c73 regs[0] = mfspr(SPRN_TAR); in tm_tar()
74 regs[1] = mfspr(SPRN_PPR); in tm_tar()
75 regs[2] = mfspr(SPRN_DSCR); in tm_tar()
Dptrace-tm-spd-tar.c84 regs[0] = mfspr(SPRN_TAR); in tm_spd_tar()
85 regs[1] = mfspr(SPRN_PPR); in tm_spd_tar()
86 regs[2] = mfspr(SPRN_DSCR); in tm_spd_tar()
/external/llvm-project/llvm/test/MC/Disassembler/PowerPC/
Dppc64-encoding-bookIII.txt24 # CHECK: mfspr 4, 272
27 # CHECK: mfspr 4, 273
30 # CHECK: mfspr 4, 274
33 # CHECK: mfspr 4, 275

123