/external/llvm-project/llvm/test/MC/AVR/ |
D | inst-movw.s | 1 ; RUN: llvm-mc -triple avr -mattr=movw -show-encoding < %s | FileCheck %s 2 ; RUN: llvm-mc -filetype=obj -triple avr -mattr=movw < %s | llvm-objdump -d --mattr=movw - | FileCh… 7 movw r10, r8 8 movw r12, r16 9 movw r20, r22 10 movw r8, r12 11 movw r0, r0 12 movw r0, r30 13 movw r30, r30 14 movw r30, r0 [all …]
|
/external/llvm-project/lld/test/ELF/ |
D | arm-mov-relocs.s | 24 movw r0, :lower16:label 25 movw r1, :lower16:label1 26 movw r2, :lower16:label2 + 4 27 movw r3, :lower16:label3 28 movw r4, :lower16:label3 + 4 56 movw r0, :lower16:label - . 57 movw r1, :lower16:label1 - . 58 movw r2, :lower16:label2 + 4 - . 59 movw r3, :lower16:label3 - . 60 movw r4, :lower16:label3 + 0x2214 - . [all …]
|
/external/llvm/test/MC/ARM/ |
D | target-expressions.s | 18 movw r0, :lower16:function 21 movw r1, #:lower16:function 24 movw r2, :lower16:deadbeat 27 movw r3, #:lower16:deadbeat 30 movw r4, :lower16:0xD1510D6E 33 movw r5, #:lower16:0xD1510D6E 36 movw r0, :lower16:external 39 movw r1, #:lower16:external 42 movw r2, #:lower16:(16 + 16) 45 movw r3, :lower16:(16 + 16) [all …]
|
D | macho-movwt.s | 5 movw r0, :lower16:_x 8 movw r0, :lower16:_x+4 11 movw r0, :lower16:_x+0x10000 15 movw r0, :lower16:_x 18 movw r0, :lower16:_x+4 21 movw r0, :lower16:_x+0x10000
|
/external/llvm-project/llvm/test/MC/ARM/ |
D | target-expressions.s | 18 movw r0, :lower16:function 21 movw r1, #:lower16:function 24 movw r2, :lower16:deadbeat 27 movw r3, #:lower16:deadbeat 30 movw r4, :lower16:0xD1510D6E 33 movw r5, #:lower16:0xD1510D6E 36 movw r0, :lower16:external 39 movw r1, #:lower16:external 42 movw r2, #:lower16:(16 + 16) 45 movw r3, :lower16:(16 + 16) [all …]
|
D | elf-movt.s | 14 movw r0, :lower16:GOT-(.LPC0_2+8) 17 movw r0, :lower16:extern_symbol+1234 20 movw r0, :lower16:(foo - bar + 1234) 25 @ ASM: movw r0, :lower16:(GOT-(.LPC0_2+8)) 27 @ ASM: movw r0, :lower16:(extern_symbol+1234) 29 @ ASM: movw r0, :lower16:((foo-bar)+1234) 35 @OBJ-NEXT: 0: f0 0f 0f e3 movw r0, #65520 39 @OBJ-NEXT: 8: d2 04 00 e3 movw r0, #1234 43 @OBJ-NEXT: 10: d2 04 00 e3 movw r0, #1234 49 @THUMB-NEXT: 0: 4f f6 f0 70 movw r0, #65520 [all …]
|
D | macho-movwt.s | 5 movw r0, :lower16:_x 8 movw r0, :lower16:_x+4 11 movw r0, :lower16:_x+0x10000 15 movw r0, :lower16:_x 18 movw r0, :lower16:_x+4 21 movw r0, :lower16:_x+0x10000
|
/external/llvm-project/llvm/test/CodeGen/X86/ |
D | pr47000.ll | 18 ; CHECK-NEXT: movw {{[0-9]+}}(%esp), %si 19 ; CHECK-NEXT: movw {{[0-9]+}}(%esp), %dx 20 ; CHECK-NEXT: movw {{[0-9]+}}(%esp), %cx 21 ; CHECK-NEXT: movw {{[0-9]+}}(%esp), %ax 22 ; CHECK-NEXT: movw %ax, {{[-0-9]+}}(%e{{[sb]}}p) # 2-byte Spill 23 ; CHECK-NEXT: movw {{[0-9]+}}(%esp), %di 24 ; CHECK-NEXT: movw {{[0-9]+}}(%esp), %bx 25 ; CHECK-NEXT: movw {{[0-9]+}}(%esp), %bp 26 ; CHECK-NEXT: movw {{[0-9]+}}(%esp), %ax 27 ; CHECK-NEXT: movw %ax, {{[0-9]+}}(%esp) [all …]
|
D | byval4.ll | 22 ; X64-NEXT: movw %di, {{[0-9]+}}(%rsp) 23 ; X64-NEXT: movw %si, {{[0-9]+}}(%rsp) 24 ; X64-NEXT: movw %dx, {{[0-9]+}}(%rsp) 25 ; X64-NEXT: movw %cx, {{[0-9]+}}(%rsp) 26 ; X64-NEXT: movw %r8w, {{[0-9]+}}(%rsp) 27 ; X64-NEXT: movw %r9w, {{[0-9]+}}(%rsp) 34 ; X64-NEXT: movw %ax, {{[0-9]+}}(%rsp) 41 ; X64-NEXT: movw %ax, {{[0-9]+}}(%rsp) 57 ; X86-NEXT: movw %ax, {{[0-9]+}}(%esp) 59 ; X86-NEXT: movw %ax, {{[0-9]+}}(%esp) [all …]
|
D | shuffle-extract-subvector.ll | 9 ; CHECK-NEXT: movw %cx, -{{[0-9]+}}(%rsp) 10 ; CHECK-NEXT: movw %ax, -{{[0-9]+}}(%rsp) 21 ; CHECK-NEXT: movw %r11w, 8(%rdx) 22 ; CHECK-NEXT: movw %cx, 4(%rdx) 23 ; CHECK-NEXT: movw %r8w, 12(%rdx) 24 ; CHECK-NEXT: movw %si, (%rdx) 25 ; CHECK-NEXT: movw %di, 10(%rdx) 26 ; CHECK-NEXT: movw %ax, 14(%rdx) 27 ; CHECK-NEXT: movw %r10w, 2(%rdx) 28 ; CHECK-NEXT: movw %r9w, 6(%rdx)
|
D | atomic16.ll | 161 ; X64: movw 162 ; X64: movw 168 ; X32: movw 169 ; X32: movw 183 ; X64: movw 184 ; X64: movw 190 ; X32: movw 191 ; X32: movw 205 ; X64: movw 206 ; X64: movw [all …]
|
D | avx512-masked_memop-16-8.ll | 195 ; CHECK-NEXT: movw %di, {{[-0-9]+}}(%r{{[sb]}}p) ## 2-byte Spill 206 ; CHECK-NEXT: movw %di, {{[-0-9]+}}(%r{{[sb]}}p) ## 2-byte Spill 207 ; CHECK-NEXT: movw %di, {{[-0-9]+}}(%r{{[sb]}}p) ## 2-byte Spill 214 ; CHECK-NEXT: movw %di, {{[-0-9]+}}(%r{{[sb]}}p) ## 2-byte Spill 225 ; CHECK-NEXT: movw %di, {{[-0-9]+}}(%r{{[sb]}}p) ## 2-byte Spill 226 ; CHECK-NEXT: movw %di, {{[-0-9]+}}(%r{{[sb]}}p) ## 2-byte Spill 231 ; CHECK-NEXT: movw %cx, {{[-0-9]+}}(%r{{[sb]}}p) ## 2-byte Spill 265 ; CHECK-NEXT: movw %dx, {{[-0-9]+}}(%r{{[sb]}}p) ## 2-byte Spill 317 ; CHECK-NEXT: movw %cx, {{[-0-9]+}}(%r{{[sb]}}p) ## 2-byte Spill 322 ; CHECK-NEXT: movw %cx, {{[-0-9]+}}(%r{{[sb]}}p) ## 2-byte Spill [all …]
|
/external/llvm/test/CodeGen/X86/ |
D | 3addr-16bit.ll | 9 ; 32BIT: movw 20(%esp), %ax 10 ; 32BIT-NOT: movw %ax, %cx 14 ; 64BIT-NOT: movw %si, %ax 31 ; 32BIT: movw 20(%esp), %ax 32 ; 32BIT-NOT: movw %ax, %cx 36 ; 64BIT-NOT: movw %si, %ax 56 ; 32BIT: movw 20(%esp), %ax 57 ; 32BIT-NOT: movw %ax, %cx 61 ; 64BIT-NOT: movw %si, %ax 78 ; 32BIT: movw 16(%esp), %ax [all …]
|
D | atomic16.ll | 160 ; X64: movw 161 ; X64: movw 167 ; X32: movw 168 ; X32: movw 182 ; X64: movw 183 ; X64: movw 189 ; X32: movw 190 ; X32: movw 204 ; X64: movw 205 ; X64: movw [all …]
|
/external/llvm-project/llvm/test/CodeGen/ARM/ |
D | pr18364-movw.ll | 9 ; V5-NOT: movw 10 ; V6-NOT: movw 11 ; V6T2: movw 12 ; V7: movw 25 ; V5-NOT: movw 26 ; V6-NOT: movw 27 ; V6T2: movw 28 ; V7: movw
|
D | fast-isel-call.ll | 12 ; movw/movt or constant pool loads. Different platforms will select 44 ; ARM: movw [[REG0:r[0-9]+]], #1 65 ; ARM: movw {{r[0-9]+}}, #255 67 ; ARM: movw {{r[0-9]+}}, #65535 68 ; THUMB: movw {{r[0-9]+}}, #65535 91 ; ARM-DAG: movw [[R0:l?r[0-9]*]], #0 92 ; ARM-DAG: movw [[R1:l?r[0-9]*]], #248 93 ; ARM-DAG: movw [[R2:l?r[0-9]*]], #187 94 ; ARM-DAG: movw [[R3:l?r[0-9]*]], #28 95 ; ARM-DAG: movw [[R4:l?r[0-9]*]], #40 [all …]
|
D | movt-movw-global.ll | 10 ; EABI: movw r0, :lower16:foo 13 ; IOS: movw r0, :lower16:L_foo$non_lazy_ptr 16 ; IOS-PIC: movw r0, :lower16:(L_foo$non_lazy_ptr-(LPC0_0+8)) 19 ; IOS-STATIC: movw r0, :lower16:_foo 26 ; EABI: movw r1, :lower16:foo 29 ; IOS: movw r1, :lower16:L_foo$non_lazy_ptr 32 ; IOS-PIC: movw r1, :lower16:(L_foo$non_lazy_ptr-(LPC1_0+8)) 35 ; IOS-STATIC: movw r1, :lower16:_foo
|
D | fast-isel-intrinsic.ll | 9 ; movw/movt or constant pool loads. Different platforms will select 17 ; ARM: {{(movw r0, :lower16:_?message1)|(ldr r0, .LCPI)}} 20 ; ARM-DAG: movw r1, #64 21 ; ARM-DAG: movw r2, #10 26 ; ARM-LONG-MACHO: {{(movw r3, :lower16:L_memset\$non_lazy_ptr)|(ldr r3, .LCPI)}} 30 ; ARM-LONG-ELF: movw r3, :lower16:memset 35 ; THUMB: {{(movw r0, :lower16:_?message1)|(ldr.n r0, .LCPI)}} 43 ; THUMB-LONG: movw r3, :lower16:L_memset$non_lazy_ptr 56 ; ARM-MACHO: {{(movw r0, :lower16:L_temp\$non_lazy_ptr)|(ldr r0, .LCPI)}} 60 ; ARM-ELF: movw [[REG1:r[0-9]+]], :lower16:temp [all …]
|
/external/llvm/test/CodeGen/ARM/ |
D | pr18364-movw.ll | 9 ; V5-NOT: movw 10 ; V6-NOT: movw 11 ; V6T2: movw 12 ; V7: movw 25 ; V5-NOT: movw 26 ; V6-NOT: movw 27 ; V6T2: movw 28 ; V7: movw
|
D | fast-isel-call.ll | 12 ; movw/movt or constant pool loads. Different platforms will select 44 ; ARM: movw r2, #1 72 ; ARM: movw r1, #255 74 ; ARM: movw r1, #65535 75 ; THUMB: movw r1, #65535 98 ; ARM: movw [[R0:l?r[0-9]*]], #0 99 ; ARM: movw [[R1:l?r[0-9]*]], #248 100 ; ARM: movw [[R2:l?r[0-9]*]], #187 101 ; ARM: movw [[R3:l?r[0-9]*]], #28 102 ; ARM: movw [[R4:l?r[0-9]*]], #40 [all …]
|
D | movt-movw-global.ll | 10 ; EABI: movw r0, :lower16:foo 13 ; IOS: movw r0, :lower16:L_foo$non_lazy_ptr 16 ; IOS-PIC: movw r0, :lower16:(L_foo$non_lazy_ptr-(LPC0_0+8)) 19 ; IOS-STATIC: movw r0, :lower16:_foo 26 ; EABI: movw r1, :lower16:foo 29 ; IOS: movw r1, :lower16:L_foo$non_lazy_ptr 32 ; IOS-PIC: movw r1, :lower16:(L_foo$non_lazy_ptr-(LPC1_0+8)) 35 ; IOS-STATIC: movw r1, :lower16:_foo
|
D | fast-isel-intrinsic.ll | 9 ; movw/movt or constant pool loads. Different platforms will select 17 ; ARM: {{(movw r0, :lower16:_?message1)|(ldr r0, .LCPI)}} 20 ; ARM: movw r1, #64 21 ; ARM: movw r2, #10 26 ; ARM-LONG-MACHO: {{(movw r3, :lower16:L_memset\$non_lazy_ptr)|(ldr r3, .LCPI)}} 30 ; ARM-LONG-ELF: movw r3, :lower16:memset 35 ; THUMB: {{(movw r0, :lower16:_?message1)|(ldr.n r0, .LCPI)}} 43 ; THUMB-LONG: movw r3, :lower16:L_memset$non_lazy_ptr 56 ; ARM-MACHO: {{(movw r0, :lower16:L_temp\$non_lazy_ptr)|(ldr r0, .LCPI)}} 60 ; ARM-ELF: movw r0, :lower16:temp [all …]
|
/external/llvm-project/llvm/test/MC/Disassembler/X86/ |
D | moffs.txt | 15 # 16: movw 0x5a5a, %ax # encoding: [0xa1,0x5a,0x5a] 20 # 16: movw 0x5a5a5a5a, %ax # encoding: [0x67,0xa1,0x5a,0x5a,0x5a,0x5a] 26 # 32: movw 0x5a5a5a5a, %ax # encoding: [0x66,0xa1,0x5a,0x5a,0x5a,0x5a] 31 # 32: movw 0x5a5a, %ax # encoding: [0x67,0x66,0xa1,0x5a,0x5a] 32 # 64: movw 0x5a5a5a5a, %ax # encoding: [0x67,0x66,0xa1,0x5a,0x5a,0x5a,0x5a] 36 # 32: movw 0x5a5a, %ax # encoding: [0x67,0x66,0xa1,0x5a,0x5a] 37 # 64: movw 0x5a5a5a5a, %ax # encoding: [0x67,0x66,0xa1,0x5a,0x5a,0x5a,0x5a] 41 # 32: movw %es:0x5a5a, %ax # encoding: [0x67,0x66,0x26,0xa1,0x5a,0x5a] 42 # 64: movw %es:0x5a5a5a5a, %ax # encoding: [0x67,0x66,0x26,0xa1,0x5a,0x5a,0x5a,0x5a] 57 # 16: movw %ax, 0x5a5a # encoding: [0xa3,0x5a,0x5a] [all …]
|
/external/llvm/test/MC/Disassembler/X86/ |
D | moffs.txt | 15 # 16: movw 0x5a5a, %ax # encoding: [0xa1,0x5a,0x5a] 20 # 16: movw 0x5a5a5a5a, %ax # encoding: [0x67,0xa1,0x5a,0x5a,0x5a,0x5a] 26 # 32: movw 0x5a5a5a5a, %ax # encoding: [0x66,0xa1,0x5a,0x5a,0x5a,0x5a] 31 # 32: movw 0x5a5a, %ax # encoding: [0x67,0x66,0xa1,0x5a,0x5a] 32 # 64: movw 0x5a5a5a5a, %ax # encoding: [0x67,0x66,0xa1,0x5a,0x5a,0x5a,0x5a] 36 # 32: movw 0x5a5a, %ax # encoding: [0x67,0x66,0xa1,0x5a,0x5a] 37 # 64: movw 0x5a5a5a5a, %ax # encoding: [0x67,0x66,0xa1,0x5a,0x5a,0x5a,0x5a] 41 # 32: movw %es:0x5a5a, %ax # encoding: [0x67,0x66,0x26,0xa1,0x5a,0x5a] 42 # 64: movw %es:0x5a5a5a5a, %ax # encoding: [0x67,0x66,0x26,0xa1,0x5a,0x5a,0x5a,0x5a] 57 # 16: movw %ax, 0x5a5a # encoding: [0xa3,0x5a,0x5a] [all …]
|
/external/llvm-project/llvm/test/tools/llvm-mca/X86/Znver1/ |
D | partial-reg-update-3.s | 31 # CHECK-NEXT: 1 1 0.25 movw %ax, %dx 55 …: - - 0.25 0.25 0.25 0.25 - - - - - - movw %ax, %dx 63 # CHECK-NEXT: [0,1] D=eER. . . . movw %ax, %dx 66 # CHECK-NEXT: [1,1] .D===eER . . . movw %ax, %dx 69 # CHECK-NEXT: [2,1] .D======eER . . movw %ax, %dx 72 # CHECK-NEXT: [3,1] . D========eER . . movw %ax, %dx 75 # CHECK-NEXT: [4,1] . D==========eER . movw %ax, %dx 78 # CHECK-NEXT: [5,1] . D============eER. movw %ax, %dx 89 # CHECK-NEXT: 1. 6 7.7 0.0 0.0 movw %ax, %dx
|