Home
last modified time | relevance | path

Searched refs:n_gt_8 (Results 1 – 16 of 16) sorted by relevance

/external/XNNPACK/test/
Dx8-zip.cc37 TEST(X8_ZIP_X2__NEON, n_gt_8) { in TEST() argument
75 TEST(X8_ZIP_X3__NEON, n_gt_8) { in TEST() argument
113 TEST(X8_ZIP_X4__NEON, n_gt_8) { in TEST() argument
Dqu8-vadd-minmax.cc35 TEST(QU8_VADD_MINMAX__SSE2, n_gt_8) { in TEST() argument
205 TEST(QU8_VADD_MINMAX__NEON, n_gt_8) { in TEST() argument
Df32-gemminc-minmax.cc315 TEST(F32_GEMMINC_MINMAX_1X8__AARCH64_NEONFMA_CORTEX_A53, n_gt_8) { in TEST() argument
816 TEST(F32_GEMMINC_MINMAX_1X8__AARCH64_NEONFMA_CORTEX_A57, n_gt_8) { in TEST() argument
1317 TEST(F32_GEMMINC_MINMAX_1X8__AARCH64_NEONFMA_CORTEX_A75, n_gt_8) { in TEST() argument
1818 TEST(F32_GEMMINC_MINMAX_4X8__AARCH64_NEONFMA_CORTEX_A53, n_gt_8) { in TEST() argument
2319 TEST(F32_GEMMINC_MINMAX_4X8__AARCH64_NEONFMA_CORTEX_A55, n_gt_8) { in TEST() argument
2820 TEST(F32_GEMMINC_MINMAX_4X8__AARCH64_NEONFMA_CORTEX_A57, n_gt_8) { in TEST() argument
3321 TEST(F32_GEMMINC_MINMAX_4X8__AARCH64_NEONFMA_CORTEX_A75, n_gt_8) { in TEST() argument
3822 TEST(F32_GEMMINC_MINMAX_5X8__AARCH64_NEONFMA_CORTEX_A75, n_gt_8) { in TEST() argument
4323 TEST(F32_GEMMINC_MINMAX_6X8__AARCH64_NEONFMA_CORTEX_A53, n_gt_8) { in TEST() argument
4824 TEST(F32_GEMMINC_MINMAX_6X8__AARCH64_NEONFMA_CORTEX_A55, n_gt_8) { in TEST() argument
[all …]
Df32-gemm-minmax.cc270 TEST(F32_GEMM_MINMAX_1X8__AARCH64_NEONFMA_LD64, n_gt_8) { in TEST() argument
771 TEST(F32_GEMM_MINMAX_1X8__AARCH64_NEONFMA_CORTEX_A53, n_gt_8) { in TEST() argument
1272 TEST(F32_GEMM_MINMAX_1X8__AARCH64_NEONFMA_CORTEX_A57, n_gt_8) { in TEST() argument
1773 TEST(F32_GEMM_MINMAX_1X8__AARCH64_NEONFMA_CORTEX_A75, n_gt_8) { in TEST() argument
2274 TEST(F32_GEMM_MINMAX_4X8__AARCH64_NEONFMA_CORTEX_A53, n_gt_8) { in TEST() argument
2775 TEST(F32_GEMM_MINMAX_4X8__AARCH64_NEONFMA_CORTEX_A55, n_gt_8) { in TEST() argument
3276 TEST(F32_GEMM_MINMAX_4X8__AARCH64_NEONFMA_CORTEX_A57, n_gt_8) { in TEST() argument
3777 TEST(F32_GEMM_MINMAX_4X8__AARCH64_NEONFMA_CORTEX_A75, n_gt_8) { in TEST() argument
4278 TEST(F32_GEMM_MINMAX_5X8__AARCH64_NEONFMA_CORTEX_A57, n_gt_8) { in TEST() argument
4779 TEST(F32_GEMM_MINMAX_5X8__AARCH64_NEONFMA_CORTEX_A75, n_gt_8) { in TEST() argument
[all …]
Df32-ppmm-minmax.cc152 TEST(F32_PPMM_MINMAX_4X8__NEON, n_gt_8) { in TEST() argument
490 TEST(F32_PPMM_MINMAX_4X8__NEONFMA, n_gt_8) { in TEST() argument
828 TEST(F32_PPMM_MINMAX_8X8__NEON, n_gt_8) { in TEST() argument
1166 TEST(F32_PPMM_MINMAX_8X8__NEONFMA, n_gt_8) { in TEST() argument
1504 TEST(F32_PPMM_MINMAX_4X8__SSE, n_gt_8) { in TEST() argument
1834 TEST(F32_PPMM_MINMAX_4X8__WASMSIMD_ARM_SPLAT, n_gt_8) { in TEST() argument
2152 TEST(F32_PPMM_MINMAX_4X8__WASMSIMD_X86_SPLAT, n_gt_8) { in TEST() argument
Df32-igemm-minmax.cc239 TEST(F32_IGEMM_MINMAX_1X8__AARCH64_NEONFMA_CORTEX_A53, n_gt_8) { in TEST() argument
738 TEST(F32_IGEMM_MINMAX_1X8__AARCH64_NEONFMA_CORTEX_A57, n_gt_8) { in TEST() argument
1237 TEST(F32_IGEMM_MINMAX_1X8__AARCH64_NEONFMA_CORTEX_A75, n_gt_8) { in TEST() argument
1736 TEST(F32_IGEMM_MINMAX_4X8__AARCH64_NEONFMA_CORTEX_A53, n_gt_8) { in TEST() argument
2235 TEST(F32_IGEMM_MINMAX_4X8__AARCH64_NEONFMA_CORTEX_A55, n_gt_8) { in TEST() argument
2734 TEST(F32_IGEMM_MINMAX_4X8__AARCH64_NEONFMA_CORTEX_A57, n_gt_8) { in TEST() argument
3233 TEST(F32_IGEMM_MINMAX_4X8__AARCH64_NEONFMA_CORTEX_A75, n_gt_8) { in TEST() argument
3701 TEST(F32_IGEMM_MINMAX_4X8__AARCH32_NEON_LD64, n_gt_8) { in TEST() argument
4169 TEST(F32_IGEMM_MINMAX_4X8__AARCH32_NEON_CORTEX_A7, n_gt_8) { in TEST() argument
4668 TEST(F32_IGEMM_MINMAX_4X8__AARCH32_NEON_CORTEX_A75, n_gt_8) { in TEST() argument
[all …]
Df16-gemm-minmax.cc270 TEST(F16_GEMM_MINMAX_1X8__NEONFP16ARITH_LD64, n_gt_8) { in TEST() argument
726 TEST(F16_GEMM_MINMAX_4X8__NEONFP16ARITH_LD64, n_gt_8) { in TEST() argument
1182 TEST(F16_GEMM_MINMAX_6X8__NEONFP16ARITH_LD64, n_gt_8) { in TEST() argument
1638 TEST(F16_GEMM_MINMAX_8X8__NEONFP16ARITH_LD64, n_gt_8) { in TEST() argument
5286 TEST(F16_GEMM_MINMAX_1X8__AARCH64_NEONFP16ARITH_LD64, n_gt_8) { in TEST() argument
5742 TEST(F16_GEMM_MINMAX_4X8__AARCH64_NEONFP16ARITH_LD64, n_gt_8) { in TEST() argument
6198 TEST(F16_GEMM_MINMAX_6X8__AARCH64_NEONFP16ARITH_LD64, n_gt_8) { in TEST() argument
6654 TEST(F16_GEMM_MINMAX_8X8__AARCH64_NEONFP16ARITH_LD64, n_gt_8) { in TEST() argument
Df16-igemm-minmax.cc208 TEST(F16_IGEMM_MINMAX_1X8__NEONFP16ARITH_LD64, n_gt_8) { in TEST() argument
676 TEST(F16_IGEMM_MINMAX_4X8__NEONFP16ARITH_LD64, n_gt_8) { in TEST() argument
1144 TEST(F16_IGEMM_MINMAX_6X8__NEONFP16ARITH_LD64, n_gt_8) { in TEST() argument
1612 TEST(F16_IGEMM_MINMAX_8X8__NEONFP16ARITH_LD64, n_gt_8) { in TEST() argument
Dqu8-igemm-minmax.cc208 TEST(QU8_IGEMM_MINMAX_4X8__NEON, n_gt_8) { in TEST() argument
725 TEST(QU8_IGEMM_MINMAX_8X8__NEON, n_gt_8) { in TEST() argument
Dqu8-gemm-minmax.cc270 TEST(QU8_GEMM_MINMAX_4X8__NEON, n_gt_8) { in TEST() argument
775 TEST(QU8_GEMM_MINMAX_8X8__NEON, n_gt_8) { in TEST() argument
Df32-gemm-relu.cc255 TEST(F32_GEMM_RELU_1X8__WASMSIMD_SPLAT, n_gt_8) { in TEST() argument
658 TEST(F32_GEMM_RELU_4X8__WASMSIMD_SPLAT, n_gt_8) { in TEST() argument
1061 TEST(F32_GEMM_RELU_5X8__WASMSIMD_SPLAT, n_gt_8) { in TEST() argument
Df32-igemm-relu.cc197 TEST(F32_IGEMM_RELU_1X8__WASMSIMD_SPLAT, n_gt_8) { in TEST() argument
612 TEST(F32_IGEMM_RELU_4X8__WASMSIMD_SPLAT, n_gt_8) { in TEST() argument
1027 TEST(F32_IGEMM_RELU_5X8__WASMSIMD_SPLAT, n_gt_8) { in TEST() argument
Df32-igemm.cc197 TEST(F32_IGEMM_1X8__WASMSIMD_SPLAT, n_gt_8) { in TEST() argument
612 TEST(F32_IGEMM_4X8__WASMSIMD_SPLAT, n_gt_8) { in TEST() argument
1027 TEST(F32_IGEMM_5X8__WASMSIMD_SPLAT, n_gt_8) { in TEST() argument
Df32-gemm.cc658 TEST(F32_GEMM_1X8__WASMSIMD_SPLAT, n_gt_8) { in TEST() argument
1061 TEST(F32_GEMM_4X8__WASMSIMD_SPLAT, n_gt_8) { in TEST() argument
1464 TEST(F32_GEMM_5X8__WASMSIMD_SPLAT, n_gt_8) { in TEST() argument
Dqs8-igemm-minmax.cc208 TEST(QS8_IGEMM_MINMAX_2X8C8__AARCH64_NEON_MLAL_PADAL, n_gt_8) { in TEST() argument
676 TEST(QS8_IGEMM_MINMAX_2X8C16__AARCH64_NEON_MLAL_PADAL, n_gt_8) { in TEST() argument
1144 TEST(QS8_IGEMM_MINMAX_1X8__NEON_MLAL_LANE, n_gt_8) { in TEST() argument
1612 TEST(QS8_IGEMM_MINMAX_2X8__NEON_MLAL_LANE, n_gt_8) { in TEST() argument
2080 TEST(QS8_IGEMM_MINMAX_4X8__NEON_MLAL_LANE, n_gt_8) { in TEST() argument
2548 TEST(QS8_IGEMM_MINMAX_3X8__NEON_MLAL_LANE, n_gt_8) { in TEST() argument
4888 TEST(QS8_IGEMM_MINMAX_1X8C8__NEON_MULL_PADAL, n_gt_8) { in TEST() argument
5356 TEST(QS8_IGEMM_MINMAX_2X8C8__NEON_MULL_PADAL, n_gt_8) { in TEST() argument
5824 TEST(QS8_IGEMM_MINMAX_3X8C8__NEON_MULL_PADAL, n_gt_8) { in TEST() argument
6292 TEST(QS8_IGEMM_MINMAX_4X8C8__NEON_MULL_PADAL, n_gt_8) { in TEST() argument
[all …]
Dqs8-gemm-minmax.cc270 TEST(QS8_GEMM_MINMAX_2X8C8__AARCH64_NEON_MLAL_PADAL, n_gt_8) { in TEST() argument
726 TEST(QS8_GEMM_MINMAX_2X8C8__AARCH64_NEON_MULL_PADAL, n_gt_8) { in TEST() argument
1182 TEST(QS8_GEMM_MINMAX_1X8__NEON_MLAL_LANE, n_gt_8) { in TEST() argument
1638 TEST(QS8_GEMM_MINMAX_2X8__NEON_MLAL_LANE, n_gt_8) { in TEST() argument
2094 TEST(QS8_GEMM_MINMAX_4X8__NEON_MLAL_LANE, n_gt_8) { in TEST() argument
2550 TEST(QS8_GEMM_MINMAX_3X8__NEON_MLAL_LANE, n_gt_8) { in TEST() argument
4830 TEST(QS8_GEMM_MINMAX_1X8__NEON_MULL_ADDW_DUP, n_gt_8) { in TEST() argument
5286 TEST(QS8_GEMM_MINMAX_2X8__NEON_MULL_ADDW_DUP, n_gt_8) { in TEST() argument
5742 TEST(QS8_GEMM_MINMAX_3X8__NEON_MULL_ADDW_DUP, n_gt_8) { in TEST() argument
6198 TEST(QS8_GEMM_MINMAX_4X8__NEON_MULL_ADDW_DUP, n_gt_8) { in TEST() argument
[all …]