/external/mesa3d/src/gallium/drivers/freedreno/ |
D | log-parser.py | 13 self.num_draws = None 39 i, gmem.width, gmem.height, gmem.nbinx, gmem.nbiny, gmem.num_draws, 114 gmem.num_draws = match.group(3)
|
D | freedreno_batch.h | 138 unsigned num_draws; /* number of draws in current batch */ member
|
D | freedreno_gmem.c | 671 ((batch->num_draws > 5) && !batch->blit) || in fd_gmem_render_tiles() 674 batch->cleared, batch->gmem_reason, batch->num_draws, in fd_gmem_render_tiles() 727 batch->num_draws); in fd_gmem_render_tiles()
|
D | freedreno_draw.c | 284 batch->num_draws++; in fd_draw_vbo() 317 pfb->width, pfb->height, batch->num_draws, in fd_draw_vbo()
|
D | freedreno_batch.c | 89 batch->num_draws = 0; in batch_init()
|
/external/mesa3d/src/gallium/drivers/radeonsi/ |
D | si_state_draw.c | 764 unsigned num_draws, in si_emit_draw_packets() argument 843 assert(num_draws == 1); in si_emit_draw_packets() 944 for (unsigned i = 0; i < num_draws; i++) { in si_emit_draw_packets() 954 for (unsigned i = 0; i < num_draws; i++) { in si_emit_draw_packets() 968 i < num_draws - 1 && in si_emit_draw_packets() 972 for (unsigned i = 0; i < num_draws; i++) { in si_emit_draw_packets() 981 if (num_draws > 1 && !sctx->num_vs_blit_sgprs) in si_emit_draw_packets() 982 sctx->last_base_vertex = draws[num_draws - 1].start; in si_emit_draw_packets() 1562 unsigned num_draws, unsigned *start, unsigned *count) in si_get_draw_start_count() argument 1621 for (unsigned i = 0; i < num_draws; i++) { in si_get_draw_start_count() [all …]
|
D | si_pipe.h | 1436 void si_need_gfx_cs_space(struct si_context *ctx, unsigned num_draws); 1461 unsigned num_draws, bool primitive_restart, 1600 unsigned num_draws) in si_get_minimum_num_gfx_cs_dwords() argument 1609 return 2048 + sctx->num_cs_dw_queries_suspend + num_draws * 6; in si_get_minimum_num_gfx_cs_dwords()
|
D | si_gfx_cs.c | 33 void si_need_gfx_cs_space(struct si_context *ctx, unsigned num_draws) in si_need_gfx_cs_space() argument 57 unsigned need_dwords = si_get_minimum_num_gfx_cs_dwords(ctx, num_draws); in si_need_gfx_cs_space()
|
D | si_compute_prim_discard.c | 959 unsigned num_draws, bool primitive_restart, in si_prepare_prim_discard_or_split_draw() argument 995 if (num_draws > 1) { in si_prepare_prim_discard_or_split_draw() 1000 for (unsigned i = 0; i < num_draws; i++) { in si_prepare_prim_discard_or_split_draw() 1069 unsigned num_subdraws = DIV_ROUND_UP(num_prims, SPLIT_PRIMS_PACKET_LEVEL) * num_draws; in si_prepare_prim_discard_or_split_draw()
|
/external/mesa3d/src/gallium/drivers/virgl/ |
D | virgl_context.h | 97 uint32_t num_draws, num_compute; member
|
D | virgl_context.c | 825 if (!vctx->num_draws) in virgl_clear() 827 vctx->num_draws++; in virgl_clear() 881 if (!vctx->num_draws) in virgl_draw_vbo() 883 vctx->num_draws++; in virgl_draw_vbo() 922 if (ctx->num_draws) in virgl_flush_eq() 926 ctx->num_draws = ctx->num_compute = 0; in virgl_flush_eq()
|
/external/mesa3d/src/gallium/drivers/vc4/ |
D | vc4_draw.c | 44 int num_draws = DIV_ROUND_UP(vert_count, 65535 - 2) + 1; in vc4_get_draw_cl_space() local 51 VC4_PACKET_GL_SHADER_STATE_SIZE) * num_draws); in vc4_get_draw_cl_space() 60 (12 * sizeof(uint32_t) + 104 + 8 * 32) * num_draws); in vc4_get_draw_cl_space()
|
/external/mesa3d/src/gallium/include/pipe/ |
D | p_context.h | 146 unsigned num_draws);
|
/external/mesa3d/src/gallium/auxiliary/util/ |
D | u_threaded_context.c | 133 unsigned num_draws = 2; in tc_batch_execute() local 145 for (; next != last && num_draws < ARRAY_SIZE(multi) && in tc_batch_execute() 147 next += next->num_call_slots, num_draws++) { in tc_batch_execute() 148 multi[num_draws].start = next_info->draw.start; in tc_batch_execute() 149 multi[num_draws].count = next_info->draw.count; in tc_batch_execute() 155 pipe->multi_draw(pipe, &first_info->draw, multi, num_draws); in tc_batch_execute()
|
/external/mesa3d/src/gallium/drivers/freedreno/a6xx/ |
D | fd6_draw.c | 490 if (ctx->batch->num_draws > 0) in fd6_clear()
|
D | fd6_gmem.c | 261 (batch->num_draws > 0); in use_hw_binning()
|
/external/mesa3d/src/gallium/drivers/freedreno/a5xx/ |
D | fd5_gmem.c | 244 (batch->num_draws > 0); in use_hw_binning()
|
/external/mesa3d/docs/relnotes/ |
D | 20.3.0.rst | 3558 - radeonsi: add num_draws parameter into si_need_gfx_cs_space
|