Searched refs:phys_level0_sa (Results 1 – 16 of 16) sorted by relevance
| /external/mesa3d/src/intel/isl/ |
| D | isl.c | 614 const struct isl_extent4d *phys_level0_sa) in isl_choose_array_pitch_span() argument
646 if (phys_level0_sa->array_len == 1) { in isl_choose_array_pitch_span()
695 assert(phys_level0_sa->array_len == 1); in isl_choose_array_pitch_span()
699 if (phys_level0_sa->array_len == 1) { in isl_choose_array_pitch_span()
860 struct isl_extent4d *phys_level0_sa) in isl_calc_phys_level0_extent_sa() argument
880 *phys_level0_sa = (struct isl_extent4d) { in isl_calc_phys_level0_extent_sa()
905 *phys_level0_sa = (struct isl_extent4d) { in isl_calc_phys_level0_extent_sa()
919 *phys_level0_sa = (struct isl_extent4d) { in isl_calc_phys_level0_extent_sa()
932 *phys_level0_sa = (struct isl_extent4d) { in isl_calc_phys_level0_extent_sa()
940 &phys_level0_sa->w, in isl_calc_phys_level0_extent_sa()
[all …]
|
| D | isl.h | 1273 struct isl_extent4d phys_level0_sa; member
2126 return isl_extent4d(DIV_ROUND_UP(surf->phys_level0_sa.w, fmtl->bw), in isl_surf_get_phys_level0_el()
2127 DIV_ROUND_UP(surf->phys_level0_sa.h, fmtl->bh), in isl_surf_get_phys_level0_el()
2128 DIV_ROUND_UP(surf->phys_level0_sa.d, fmtl->bd), in isl_surf_get_phys_level0_el()
2129 surf->phys_level0_sa.a); in isl_surf_get_phys_level0_el()
|
| /external/mesa3d/src/mesa/drivers/dri/i965/ |
| D | intel_fbo.c | 674 const unsigned d_width = depth_mt->surf.phys_level0_sa.width; in intel_validate_framebuffer()
675 const unsigned d_height = depth_mt->surf.phys_level0_sa.height; in intel_validate_framebuffer()
677 depth_mt->surf.phys_level0_sa.depth : in intel_validate_framebuffer()
678 depth_mt->surf.phys_level0_sa.array_len; in intel_validate_framebuffer()
680 const unsigned s_width = stencil_mt->surf.phys_level0_sa.width; in intel_validate_framebuffer()
681 const unsigned s_height = stencil_mt->surf.phys_level0_sa.height; in intel_validate_framebuffer()
683 stencil_mt->surf.phys_level0_sa.depth : in intel_validate_framebuffer()
684 stencil_mt->surf.phys_level0_sa.array_len; in intel_validate_framebuffer()
|
| D | brw_clear.c | 156 (minify(mt->surf.phys_level0_sa.width, in brw_fast_clear_depth()
|
| D | intel_mipmap_tree.c | 248 return surf->phys_level0_sa.array_len; in get_num_phys_layers()
251 return minify(surf->phys_level0_sa.array_len, level); in get_num_phys_layers()
253 return minify(surf->phys_level0_sa.depth, level); in get_num_phys_layers()
1334 unsigned width = minify(src_mt->surf.phys_level0_sa.width, in intel_miptree_copy_slice()
1336 unsigned height = minify(src_mt->surf.phys_level0_sa.height, in intel_miptree_copy_slice()
1543 uint32_t width = minify(mt->surf.phys_level0_sa.width, level); in intel_miptree_level_enable_hiz()
1544 uint32_t height = minify(mt->surf.phys_level0_sa.height, level); in intel_miptree_level_enable_hiz()
2386 minify(src->surf.phys_level0_sa.depth, level) : in intel_update_r8stencil()
2387 src->surf.phys_level0_sa.array_len; in intel_update_r8stencil()
|
| D | intel_blit.c | 507 const unsigned h0 = src_mt->surf.phys_level0_sa.height; in intel_miptree_blit()
512 const unsigned h0 = dst_mt->surf.phys_level0_sa.height; in intel_miptree_blit()
|
| D | intel_screen.c | 497 image->width = minify(mt->surf.phys_level0_sa.width, in intel_setup_image_from_mipmap_tree()
499 image->height = minify(mt->surf.phys_level0_sa.height, in intel_setup_image_from_mipmap_tree()
|
| D | brw_blorp.c | 1105 apply_y_flip(&y0, &y1, minify(src_mt->surf.phys_level0_sa.height, in brw_blorp_download_miptree()
|
| /external/mesa3d/src/intel/blorp/ |
| D | blorp.c | 161 info->surf.phys_level0_sa.w += surf->tile_x_sa; in brw_blorp_surface_info_init()
162 info->surf.phys_level0_sa.h += surf->tile_y_sa; in brw_blorp_surface_info_init()
|
| D | blorp_blit.c | 1610 info->surf.phys_level0_sa.w += info->tile_x_sa; in blorp_surf_convert_to_single_slice()
1611 info->surf.phys_level0_sa.h += info->tile_y_sa; in blorp_surf_convert_to_single_slice()
1630 info->surf.logical_level0_px = info->surf.phys_level0_sa; in blorp_surf_fake_interleaved_msaa()
1777 info->surf.phys_level0_sa.width *= 3; in surf_fake_rgb_with_red()
2220 info->surf.phys_level0_sa.width = size * px_size_sa.w; in shrink_surface_params()
2224 info->surf.phys_level0_sa.height = size * px_size_sa.h; in shrink_surface_params()
2617 info->surf.phys_level0_sa = isl_surf_get_phys_level0_el(&info->surf); in blorp_surf_convert_to_uncompressed()
|
| D | blorp_clear.c | 536 params.dst.surf.phys_level0_sa.width = max_fake_rgb_width; in blorp_clear()
|
| /external/mesa3d/src/intel/isl/tests/ |
| D | isl_surf_get_image_offset_test.c | 100 t_assert_extent4d(&surf->phys_level0_sa, width, height, depth, array_len); in t_assert_phys_level0_sa()
|
| /external/mesa3d/docs/relnotes/ |
| D | 19.1.2.rst | 129 - isl: Don't align phys_level0_sa by block dimension
|
| /external/mesa3d/src/gallium/drivers/iris/ |
| D | iris_resource.c | 725 uint32_t width = u_minify(res->surf.phys_level0_sa.width, level); in iris_resource_configure_aux()
726 uint32_t height = u_minify(res->surf.phys_level0_sa.height, level); in iris_resource_configure_aux()
|
| D | iris_state.c | 2679 isl_surf.phys_level0_sa = isl_surf_get_phys_level0_el(&isl_surf); in iris_create_surface()
|
| /external/mesa3d/src/intel/vulkan/ |
| D | anv_image.c | 1843 tmp_surf.phys_level0_sa = isl_surf_get_phys_level0_el(&tmp_surf); in anv_image_fill_surface_state()
|