/external/google-breakpad/src/tools/windows/dump_syms/testdata/ |
D | pe_only_symbol_test.sym | 3 STACK CFI INIT 1440 39 .cfa: $rsp .ra: .cfa 8 - ^ 5 STACK CFI INIT 1490 7f .cfa: $rsp .ra: .cfa 8 - ^ 7 STACK CFI INIT 1520 41 .cfa: $rsp .ra: .cfa 8 - ^ 9 STACK CFI INIT 1570 35 .cfa: $rsp .ra: .cfa 8 - ^ 11 STACK CFI INIT 15b0 3a .cfa: $rsp .ra: .cfa 8 - ^ 13 STACK CFI INIT 1640 8 .cfa: $rsp .ra: .cfa 8 - ^ 15 STACK CFI INIT 1650 d .cfa: $rsp .ra: .cfa 8 - ^ 17 STACK CFI INIT 1660 b .cfa: $rsp .ra: .cfa 8 - ^ 19 STACK CFI INIT 1670 5a .cfa: $rsp .ra: .cfa 8 - ^ 21 STACK CFI INIT 16e0 97 .cfa: $rsp .ra: .cfa 8 - ^ [all …]
|
/external/google-breakpad/src/processor/testdata/symbols/microdump/breakpad_unittests/D6D1FEC9A15DE7F38A236898871A2E770/ |
D | breakpad_unittests.sym | 58084 STACK CFI INIT 2351c 4 .cfa: sp 0 + .ra: x30 58085 STACK CFI INIT 23520 4 .cfa: sp 0 + .ra: x30 58086 STACK CFI INIT 23524 8 .cfa: sp 0 + .ra: x30 58087 STACK CFI INIT 2352c 8 .cfa: sp 0 + .ra: x30 58088 STACK CFI INIT 23534 8 .cfa: sp 0 + .ra: x30 58089 STACK CFI INIT 2353c 8 .cfa: sp 0 + .ra: x30 58090 STACK CFI INIT 23544 8 .cfa: sp 0 + .ra: x30 58091 STACK CFI INIT 2354c 8 .cfa: sp 0 + .ra: x30 58092 STACK CFI INIT 23554 4 .cfa: sp 0 + .ra: x30 58093 STACK CFI INIT 23558 8 .cfa: sp 0 + .ra: x30 [all …]
|
/external/llvm-project/llvm/test/MC/Mips/ |
D | memory-offsets.s | 9 …lw $31, ($29) # CHECK: lw $ra, 0($sp) # encoding: [0x8f,0xbf,0x00,0x00] 10 …lw $31, 0($29) # CHECK: lw $ra, 0($sp) # encoding: [0x8f,0xbf,0x00,0x00] 11 …lw $31, (8)($29) # CHECK: lw $ra, 8($sp) # encoding: [0x8f,0xbf,0x00,0x08] 12 …lw $31, 3 + (4 * 8)($29) # CHECK: lw $ra, 35($sp) # encoding: [0x8f,0xbf,0x00,0x23] 13 …lw $31, (8 + 8)($29) # CHECK: lw $ra, 16($sp) # encoding: [0x8f,0xbf,0x00,0x10] 14 …lw $31, (8 << 4)($29) # CHECK: lw $ra, 128($sp) # encoding: [0x8f,0xbf,0x00,0x80] 15 …lw $31, (32768 >> 2)($29) # CHECK: lw $ra, 8192($sp) # encoding: [0x8f,0xbf,0x20,0x00] 16 …lw $31, 32768 >> 2($29) # CHECK: lw $ra, 8192($sp) # encoding: [0x8f,0xbf,0x20,0x00] 17 …lw $31, 2 << 3($29) # CHECK: lw $ra, 16($sp) # encoding: [0x8f,0xbf,0x00,0x10] 18 …lw $31, (2 << 3)($29) # CHECK: lw $ra, 16($sp) # encoding: [0x8f,0xbf,0x00,0x10] [all …]
|
D | micromips-loadstore-instructions.s | 34 # CHECK-EL: lwm32 $16, $17, $18, $19, $ra, 8($4) # encoding: [0x84,0x22,0… 36 # CHECK-EL: lwm32 $16, $17, $18, $19, $20, $21, $22, $23, $fp, $ra, 8($4) # encoding: [0x24,0x23,0… 38 # CHECK-EL: lwm32 $16, $17, $18, $19, $20, $21, $22, $23, $fp, $ra, 8($4) # encoding: [0x24,0x23,0… 44 # CHECK-EL: lwm16 $16, $17, $ra, 8($sp) # encoding: [0x12,0x45] 46 # CHECK-EL: swm16 $16, $17, $ra, 8($sp) # encoding: [0x52,0x45] 48 # CHECK-EL: lwm16 $16, $17, $ra, 8($sp) # encoding: [0x12,0x45] 50 # CHECK-EL: lwm32 $16, $17, $ra, 64($sp) # encoding: [0x5d,0x22,0x40,0x50] 52 # CHECK-EL: lwm32 $16, $17, $ra, 8($4) # encoding: [0x44,0x22,0x08,0x50] 56 # CHECK-EL: swm16 $16, $17, $ra, 8($sp) # encoding: [0x52,0x45] 58 # CHECK-EL: swm32 $16, $17, $ra, 64($sp) # encoding: [0x5d,0x22,0x40,0xd0] [all …]
|
/external/llvm-project/llvm/test/CodeGen/Mips/llvm-ir/ |
D | and.ll | 36 ; MIPS-NEXT: jr $ra 41 ; MIPS32R2-NEXT: jr $ra 46 ; MIPS32R6-NEXT: jr $ra 52 ; MIPS64-NEXT: jr $ra 58 ; MIPS64R2-NEXT: jr $ra 64 ; MIPS64R6-NEXT: jr $ra 71 ; MM32R3-NEXT: jrc $ra 76 ; MM32R6-NEXT: jrc $ra 85 ; MIPS-NEXT: jr $ra 90 ; MIPS32R2-NEXT: jr $ra [all …]
|
D | or.ll | 23 ; GP32-NEXT: jr $ra 29 ; GP64-NEXT: jr $ra 36 ; MM32-NEXT: jrc $ra 41 ; MM32R6-NEXT: jrc $ra 50 ; GP32-NEXT: jr $ra 56 ; GP64-NEXT: jr $ra 63 ; MM32-NEXT: jrc $ra 68 ; MM32R6-NEXT: jrc $ra 77 ; GP32-NEXT: jr $ra 83 ; GP64-NEXT: jr $ra [all …]
|
D | xor.ll | 34 ; MIPS-NEXT: jr $ra 39 ; MIPS32R2-NEXT: jr $ra 44 ; MIPS32R6-NEXT: jr $ra 50 ; MIPS64-NEXT: jr $ra 56 ; MIPS64R2-NEXT: jr $ra 62 ; MIPS64R6-NEXT: jr $ra 69 ; MM32R3-NEXT: jrc $ra 74 ; MM32R6-NEXT: jrc $ra 83 ; MIPS-NEXT: jr $ra 88 ; MIPS32R2-NEXT: jr $ra [all …]
|
D | ret.ll | 23 ; Force the delay slot filler off to check that the sequence jr $ra; nop is 24 ; turned into jic 0, $ra. 31 ; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR 32 ; R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JALR 33 ; R6C-DAG: jrc $ra # <MCInst #{{[0-9]+}} JIC 42 ; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR 43 ; R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JALR 52 ; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR 53 ; R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JALR 62 ; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR [all …]
|
/external/google-breakpad/src/processor/testdata/symbols/microdump/breakpad_unittests/DA7778FB66018A4E9B4110ED06E730D00/ |
D | breakpad_unittests.sym | 55150 STACK CFI INIT 15dc4 2 .cfa: sp 0 + .ra: lr 55151 STACK CFI INIT 15dc6 2 .cfa: sp 0 + .ra: lr 55152 STACK CFI INIT 15dc8 4 .cfa: sp 0 + .ra: lr 55153 STACK CFI INIT 15dcc 4 .cfa: sp 0 + .ra: lr 55154 STACK CFI INIT 15dd0 4 .cfa: sp 0 + .ra: lr 55155 STACK CFI INIT 15dd4 4 .cfa: sp 0 + .ra: lr 55156 STACK CFI INIT 15dd8 4 .cfa: sp 0 + .ra: lr 55157 STACK CFI INIT 15ddc 6 .cfa: sp 0 + .ra: lr 55158 STACK CFI INIT 15de2 2 .cfa: sp 0 + .ra: lr 55159 STACK CFI INIT 15dc8 4 .cfa: sp 0 + .ra: lr [all …]
|
/external/cldr/common/testData/transforms/ |
D | und-Latn-t-und-guru.txt | 11 ਅਕਲਸੀਮਾਰ akalasīmāra 15 ਅਕਾਲਬੀਰ akālabīra 20 ਅਜ੍ਮੀਨ੍ਦੇਰ ajmīndēra 21 ਅਝਾਦਬੀਰ ajhādabīra 24 ਅਤੀਨ੍ਦੇਰ atīndēra 28 ਅਨਂਤਵੀਰ anantavīra 40 ਅਨੂਪਬੀਰ anūpabīra 43 ਅਪ੍ਰੀਨਦੇਰ aprīnadēra 56 ਅਮਾਨੀਨ੍ਦੇਰ amānīndēra 59 ਅਮਾਰ੍ਬੀਰ amārbīra [all …]
|
/external/google-breakpad/src/processor/testdata/symbols/libc-2.13.so/F4F8DFCD5A5FB5A7CE64717E9E6AE3890/ |
D | libc-2.13.so.sym | 1712 STACK CFI INIT 1eaf0 90 .cfa: $rsp 16 + .ra: .cfa -8 + ^ 1714 STACK CFI INIT 1eb80 2 .cfa: $rsp 8 + .ra: .cfa -8 + ^ 1715 STACK CFI INIT 1eb90 9 .cfa: $rsp 8 + .ra: .cfa -8 + ^ 1717 STACK CFI INIT 1eba0 210 .cfa: $rsp 8 + .ra: .cfa -8 + ^ 1721 STACK CFI INIT 1edb0 1c7 .cfa: $rsp 8 + .ra: .cfa -8 + ^ 1725 STACK CFI INIT 1ef80 8 .cfa: $rsp 8 + .ra: .cfa -8 + ^ 1726 STACK CFI INIT 1ef90 8 .cfa: $rsp 8 + .ra: .cfa -8 + ^ 1727 STACK CFI INIT 1efa0 16 .cfa: $rsp 8 + .ra: .cfa -8 + ^ 1728 STACK CFI INIT 1efc0 10 .cfa: $rsp 8 + .ra: .cfa -8 + ^ 1730 STACK CFI INIT 1efd0 c3 .cfa: $rsp 8 + .ra: .cfa -8 + ^ [all …]
|
/external/jemalloc_new/test/unit/ |
D | prng.c | 6 uint32_t ra, rb; in test_prng_lg_range_u32() local 10 ra = prng_lg_range_u32(&sa, 32, atomic); in test_prng_lg_range_u32() 13 assert_u32_eq(ra, rb, in test_prng_lg_range_u32() 18 assert_u32_eq(ra, rb, in test_prng_lg_range_u32() 22 ra = prng_lg_range_u32(&sa, 32, atomic); in test_prng_lg_range_u32() 24 assert_u32_ne(ra, rb, in test_prng_lg_range_u32() 28 ra = prng_lg_range_u32(&sa, 32, atomic); in test_prng_lg_range_u32() 34 assert_u32_eq(rb, (ra >> (32 - lg_range)), in test_prng_lg_range_u32() 42 uint64_t sa, sb, ra, rb; in test_prng_lg_range_u64() local 46 ra = prng_lg_range_u64(&sa, 64); in test_prng_lg_range_u64() [all …]
|
/external/google-breakpad/src/processor/testdata/symbols/ld-2.13.so/C32AD7E235EA6112E02A5B9D6219C4850/ |
D | ld-2.13.so.sym | 17 STACK CFI INIT b40 8 .cfa: $rsp 8 + .ra: .cfa -8 + ^ 18 STACK CFI INIT b50 5 .cfa: $rsp 8 + .ra: .cfa -8 + ^ 19 STACK CFI INIT b60 5 .cfa: $rsp 8 + .ra: .cfa -8 + ^ 20 STACK CFI INIT b70 69 .cfa: $rsp 8 + .ra: .cfa -8 + ^ 24 STACK CFI INIT be0 49 .cfa: $rsp 8 + .ra: .cfa -8 + ^ 28 STACK CFI INIT c30 4ed .cfa: $rsp 8 + .ra: .cfa -8 + ^ 37 STACK CFI INIT 1120 600 .cfa: $rsp 8 + .ra: .cfa -8 + ^ 41 STACK CFI INIT 1720 9b .cfa: $rsp 8 + .ra: .cfa -8 + ^ 45 STACK CFI INIT 17c0 33 .cfa: $rsp 8 + .ra: .cfa -8 + ^ 46 STACK CFI INIT 1800 31 .cfa: $rsp 8 + .ra: .cfa -8 + ^ [all …]
|
/external/llvm/test/MC/Mips/ |
D | micromips-loadstore-instructions.s | 30 # CHECK-EL: lwm32 $16, $17, $18, $19, $ra, 8($4) # encoding: [0x84,0x22,0… 31 # CHECK-EL: lwm32 $16, $17, $18, $19, $20, $21, $22, $23, $fp, $ra, 8($4) # encoding: [0x24,0x23,0… 32 # CHECK-EL: lwm32 $16, $17, $18, $19, $20, $21, $22, $23, $fp, $ra, 8($4) # encoding: [0x24,0x23,0… 35 # CHECK-EL: lwm16 $16, $17, $ra, 8($sp) # encoding: [0x12,0x45] 36 # CHECK-EL: swm16 $16, $17, $ra, 8($sp) # encoding: [0x52,0x45] 37 # CHECK-EL: lwm16 $16, $17, $ra, 8($sp) # encoding: [0x12,0x45] 38 # CHECK-EL: lwm32 $16, $17, $ra, 64($sp) # encoding: [0x5d,0x22,0x40,0x50] 39 # CHECK-EL: lwm32 $16, $17, $ra, 8($4) # encoding: [0x44,0x22,0x08,0x50] 41 # CHECK-EL: swm16 $16, $17, $ra, 8($sp) # encoding: [0x52,0x45] 42 # CHECK-EL: swm32 $16, $17, $ra, 64($sp) # encoding: [0x5d,0x22,0x40,0xd0] [all …]
|
/external/lua/src/ |
D | lvm.c | 206 static int forprep (lua_State *L, StkId ra) { in forprep() argument 207 TValue *pinit = s2v(ra); in forprep() 208 TValue *plimit = s2v(ra + 1); in forprep() 209 TValue *pstep = s2v(ra + 2); in forprep() 216 setivalue(s2v(ra + 3), init); /* control variable */ in forprep() 253 setfltvalue(s2v(ra), init); /* internal index */ in forprep() 254 setfltvalue(s2v(ra + 3), init); /* control variable */ in forprep() 266 static int floatforloop (StkId ra) { in floatforloop() argument 267 lua_Number step = fltvalue(s2v(ra + 2)); in floatforloop() 268 lua_Number limit = fltvalue(s2v(ra + 1)); in floatforloop() [all …]
|
/external/google-breakpad/src/processor/testdata/symbols/microdump/crash_example/6E72E2F1A5F59AB3D51356FDFE394D490/ |
D | crash_example.sym | 45 STACK CFI INIT 8228 58 .cfa: $sp 0 + .ra: $ra 47 STACK CFI 8234 $gp: .cfa -16 + ^ .ra: .cfa -8 + ^ 48 STACK CFI 827c $gp: $gp .cfa: $sp 0 + .ra: .ra 49 STACK CFI INIT 8280 40 .cfa: $sp 0 + .ra: $ra 51 STACK CFI 828c $gp: .cfa -16 + ^ .ra: .cfa -8 + ^ 52 STACK CFI 82bc $gp: $gp .cfa: $sp 0 + .ra: .ra 53 STACK CFI INIT 831c f4 .cfa: $sp 0 + .ra: $ra 55 STACK CFI 832c $gp: .cfa -16 + ^ $s0: .cfa -24 + ^ .ra: .cfa -8 + ^ 56 STACK CFI 840c $gp: $gp $s0: $s0 .cfa: $sp 0 + .ra: .ra
|
/external/llvm-project/llvm/test/CodeGen/Mips/micromips-sizereduction/ |
D | micromips-movep.mir | 18 stack-id: default, callee-saved-register: '$ra', callee-saved-restored: true, 23 liveins: $ra 28 ; CHECK: SWSP_MM killed $ra, $sp, 20 :: (store 4 into %stack.0) 30 …; CHECK: JAL_MM @g, csr_o32, implicit-def dead $ra, implicit-def $sp, implicit-def $v0, implicit-d… 32 …; CHECK: JAL_MM @f, csr_o32, implicit-def dead $ra, implicit $a0, implicit $a1, implicit-def $sp, … 33 ; CHECK: $ra = LWSP_MM $sp, 20 :: (load 4 from %stack.0) 35 ; CHECK: PseudoReturn undef $ra, implicit $v0, implicit $v1 38 SW killed $ra, $sp, 20 :: (store 4 into %stack.0) 40 JAL_MM @g, csr_o32, implicit-def dead $ra, implicit-def $sp, implicit-def $v0, implicit-def $v1 43 …JAL_MM @f, csr_o32, implicit-def dead $ra, implicit $a0, implicit $a1, implicit-def $sp, implicit-… [all …]
|
/external/llvm-project/llvm/test/MC/RISCV/ |
D | function-call.s | 12 # INSTR: auipc ra, 0 13 # INSTR: jalr ra 17 # INSTR: auipc ra, 0 18 # INSTR: jalr ra 25 # INSTR: auipc ra, 0 26 # INSTR: jalr ra 31 # INSTR: auipc ra, 0 32 # INSTR: jalr ra 35 call ra 36 # RELOC: R_RISCV_CALL ra 0x0 [all …]
|
/external/llvm/test/CodeGen/Mips/llvm-ir/ |
D | ret.ll | 23 ; Force the delay slot filler off to check that the sequence jr $ra; nop is 24 ; turned into jic 0, $ra. 31 ; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR 32 ; R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JALR 33 ; R6C-DAG: jrc $ra # <MCInst #{{[0-9]+}} JIC 42 ; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR 43 ; R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JALR 52 ; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR 53 ; R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JALR 62 ; NOT-R6-DAG: jr $ra # <MCInst #{{[0-9]+}} JR [all …]
|
/external/google-breakpad/src/processor/testdata/symbols/libgcc_s.so.1/18B180F90887D8F8B5C35D185444AF4C0/ |
D | libgcc_s.so.1.sym | 129 STACK CFI INIT 2bb0 2c0 .cfa: $rsp 16 + .ra: .cfa -8 + ^ 131 STACK CFI INIT 2fe0 4b .cfa: $rsp 8 + .ra: .cfa -8 + ^ 132 STACK CFI INIT 3030 29 .cfa: $rsp 8 + .ra: .cfa -8 + ^ 133 STACK CFI INIT 3060 67 .cfa: $rsp 8 + .ra: .cfa -8 + ^ 134 STACK CFI INIT 30d0 67 .cfa: $rsp 8 + .ra: .cfa -8 + ^ 135 STACK CFI INIT 3140 6a .cfa: $rsp 8 + .ra: .cfa -8 + ^ 136 STACK CFI INIT 31b0 32 .cfa: $rsp 8 + .ra: .cfa -8 + ^ 137 STACK CFI INIT 31f0 32 .cfa: $rsp 8 + .ra: .cfa -8 + ^ 138 STACK CFI INIT 3230 2 .cfa: $rsp 8 + .ra: .cfa -8 + ^ 139 STACK CFI INIT 3240 1e .cfa: $rsp 8 + .ra: .cfa -8 + ^ [all …]
|
/external/llvm-project/llvm/test/CodeGen/RISCV/ |
D | atomic-load-store.ll | 15 ; RV32I-NEXT: sw ra, 12(sp) 18 ; RV32I-NEXT: lw ra, 12(sp) 30 ; RV64I-NEXT: sd ra, 8(sp) 33 ; RV64I-NEXT: ld ra, 8(sp) 49 ; RV32I-NEXT: sw ra, 12(sp) 52 ; RV32I-NEXT: lw ra, 12(sp) 64 ; RV64I-NEXT: sd ra, 8(sp) 67 ; RV64I-NEXT: ld ra, 8(sp) 83 ; RV32I-NEXT: sw ra, 12(sp) 86 ; RV32I-NEXT: lw ra, 12(sp) [all …]
|
D | shadowcallstack.ll | 37 ; RV32-NEXT: sw ra, 0(s2) 41 ; RV32-NEXT: sw ra, 12(sp) 42 ; RV32-NEXT: .cfi_offset ra, -4 44 ; RV32-NEXT: lw ra, 12(sp) 46 ; RV32-NEXT: lw ra, -4(s2) 52 ; RV64-NEXT: sd ra, 0(s2) 56 ; RV64-NEXT: sd ra, 8(sp) 57 ; RV64-NEXT: .cfi_offset ra, -8 59 ; RV64-NEXT: ld ra, 8(sp) 61 ; RV64-NEXT: ld ra, -8(s2) [all …]
|
D | rv64i-single-softfloat.ll | 14 ; RV64I-NEXT: sd ra, 8(sp) 16 ; RV64I-NEXT: ld ra, 8(sp) 27 ; RV64I-NEXT: sd ra, 8(sp) 29 ; RV64I-NEXT: ld ra, 8(sp) 40 ; RV64I-NEXT: sd ra, 8(sp) 42 ; RV64I-NEXT: ld ra, 8(sp) 53 ; RV64I-NEXT: sd ra, 8(sp) 55 ; RV64I-NEXT: ld ra, 8(sp) 66 ; RV64I-NEXT: sd ra, 8(sp) 69 ; RV64I-NEXT: ld ra, 8(sp) [all …]
|
/external/llvm/test/CodeGen/ARM/ |
D | arm-eabi.ll | 1 ; RUN: llc < %s -mtriple=arm-none-eabi -disable-post-ra -o - | FileCheck %s --check-prefix=CHECK-EA… 2 ; RUN: llc < %s -mtriple=arm-none-eabihf -disable-post-ra -o - | FileCheck %s --check-prefix=CHECK-… 3 ; RUN: llc < %s -mtriple=arm-none-androideabi -disable-post-ra -o - | FileCheck %s --check-prefix=C… 4 ; RUN: llc < %s -mtriple=arm-none-gnueabi -disable-post-ra -o - | FileCheck %s --check-prefix=CHECK… 5 ; RUN: llc < %s -mtriple=arm-none-gnueabihf -disable-post-ra -o - | FileCheck %s --check-prefix=CHE… 6 ; RUN: llc < %s -mtriple=arm-none-musleabi -disable-post-ra -o - | FileCheck %s --check-prefix=CHEC… 7 ; RUN: llc < %s -mtriple=arm-none-musleabihf -disable-post-ra -o - | FileCheck %s --check-prefix=CH… 8 ; RUN: llc < %s -mtriple=arm-none-eabi -meabi=gnu -disable-post-ra -o - | FileCheck %s --check-pref… 9 ; RUN: llc < %s -mtriple=arm-none-eabihf -meabi=gnu -disable-post-ra -o - | FileCheck %s --check-pr… 10 ; RUN: llc < %s -mtriple=arm-none-androideabi -meabi=gnu -disable-post-ra -o - | FileCheck %s --che… [all …]
|
/external/llvm-project/llvm/test/CodeGen/ARM/ |
D | arm-eabi.ll | 1 ; RUN: llc < %s -mtriple=arm-none-eabi -disable-post-ra -o - | FileCheck %s --check-prefix=CHECK-EA… 2 ; RUN: llc < %s -mtriple=arm-none-eabihf -disable-post-ra -o - | FileCheck %s --check-prefix=CHECK-… 3 ; RUN: llc < %s -mtriple=arm-none-androideabi -disable-post-ra -o - | FileCheck %s --check-prefix=C… 4 ; RUN: llc < %s -mtriple=arm-none-gnueabi -disable-post-ra -o - | FileCheck %s --check-prefix=CHECK… 5 ; RUN: llc < %s -mtriple=arm-none-gnueabihf -disable-post-ra -o - | FileCheck %s --check-prefix=CHE… 6 ; RUN: llc < %s -mtriple=arm-none-musleabi -disable-post-ra -o - | FileCheck %s --check-prefix=CHEC… 7 ; RUN: llc < %s -mtriple=arm-none-musleabihf -disable-post-ra -o - | FileCheck %s --check-prefix=CH… 8 ; RUN: llc < %s -mtriple=arm-none-eabi -meabi=gnu -disable-post-ra -o - | FileCheck %s --check-pref… 9 ; RUN: llc < %s -mtriple=arm-none-eabihf -meabi=gnu -disable-post-ra -o - | FileCheck %s --check-pr… 10 ; RUN: llc < %s -mtriple=arm-none-androideabi -meabi=gnu -disable-post-ra -o - | FileCheck %s --che… [all …]
|