Searched refs:register_bits (Results 1 – 7 of 7) sorted by relevance
/external/gemmlowp/meta/generators/ |
D | neon_emitter_64.py | 131 new_register.register_subtype_count = register.register_bits / subtype_bits 159 return register.register_bits 165 bits = min([reg_1.register_bits, reg_2.register_bits, reg_3.register_bits]) 170 bits = max([reg_1.register_bits, reg_2.register_bits, reg_3.register_bits]) 175 if reg.register_bits is bits: 179 new_reg.register_bits = bits 212 register_bits, argument 217 self.register_bits = register_bits 223 return _GeneralRegister(self.register_bits, self.number, self.dereference, 227 if self.register_bits is 64: [all …]
|
/external/capstone/contrib/objdump/ |
D | objdump-m68k.py | 101 data = op.register_bits 152 if op.register_bits == 2: 154 if op.register_bits == 4: 158 if op.register_bits: 159 str += format(":%u" % (op.register_bits)) 168 if op.register_bits: 169 str += format(":%u" % (op.register_bits))
|
/external/capstone/bindings/python/capstone/ |
D | m68k.py | 75 def register_bits(self): member in M68KOp 76 return self.register_bits
|
/external/capstone/arch/M68K/ |
D | M68KInstPrinter.c | 109 unsigned int data = op->register_bits; in registerBits() 329 reg_value_0 = ext->operands[2].register_bits >> 4; in M68K_printInst() 330 reg_value_1 = ext->operands[2].register_bits & 0xf; in M68K_printInst()
|
D | M68KDisassembler.c | 934 op0->register_bits = read_imm_16(info); in build_movem_re() 939 op0->register_bits = reverse_bits(op0->register_bits); in build_movem_re() 952 op1->register_bits = read_imm_16(info); in build_movem_er() 1932 op_reglist->register_bits = reglist << 16; in fmovem() 1938 op_reglist->register_bits = ((uint32_t)reverse_bits_8(reglist)) << 16; in fmovem() 3933 uint32_t bits = op->register_bits; in update_reg_list_regbits()
|
/external/capstone/tests/ |
D | test_m68k.c | 139 printf("\t\toperands[%u].type: REG_BITS = $%x\n", i, op->register_bits); in print_insn_detail()
|
/external/capstone/include/capstone/ |
D | m68k.h | 171 uint32_t register_bits; ///< register bits for movem etc. (always in d0-d7, a0-a7, fp0 - fp7 order) member
|