Home
last modified time | relevance | path

Searched refs:relax (Results 1 – 25 of 207) sorted by relevance

123456789

/external/llvm-project/llvm/test/CodeGen/Mips/
Dconst6a.ll3 …float -relocation-model=pic -mips16-constant-islands < %s | FileCheck %s -check-prefix=load-relax
15 ; load-relax-NOT: lw ${{[0-9]+}}, $CPI0_0 # 16 bit inst
17 ; load-relax: jrc $ra
18 ; load-relax: .p2align 2
19 ; load-relax: $CPI0_0:
20 ; load-relax: .4byte 3735943886
21 ; load-relax: .end t
Dconst6.ll1 …float -relocation-model=pic -mips16-constant-islands < %s | FileCheck %s -check-prefix=load-relax
3 …-islands -mips-constant-islands-no-load-relaxation < %s | FileCheck %s -check-prefix=no-load-relax
19 ; load-relax: lw ${{[0-9]+}}, $CPI0_0
20 ; load-relax: jrc $ra
21 ; load-relax: .p2align 2
22 ; load-relax: $CPI0_0:
23 ; load-relax: .4byte 3735943886
24 ; load-relax: .end t
26 ; no-load-relax: lw ${{[0-9]+}}, $CPI0_1 # 16 bit inst
27 ; no-load-relax: jalrc ${{[0-9]+}}
[all …]
Dconst4a.ll1 …-islands -mips-constant-islands-no-load-relaxation < %s | FileCheck %s -check-prefix=no-load-relax
18 ; no-load-relax: lw ${{[0-9]+}}, $CPI0_1 # 16 bit inst
21 ; no-load-relax: beqz ${{[0-9]+}}, $BB0_3
22 ; no-load-relax: lw ${{[0-9]+}}, %call16(foo)(${{[0-9]+}})
23 ; no-load-relax: b $BB0_4
24 ; no-load-relax: .p2align 2
25 ; no-load-relax: $CPI0_1:
26 ; no-load-relax: .4byte 3735943886
27 ; no-load-relax: $BB0_3:
28 ; no-load-relax: lw ${{[0-9]+}}, %call16(goo)(${{[0-9]+}})
/external/llvm/test/CodeGen/Mips/
Dconst6a.ll3 …float -relocation-model=pic -mips16-constant-islands < %s | FileCheck %s -check-prefix=load-relax
15 ; load-relax-NOT: lw ${{[0-9]+}}, $CPI0_0 # 16 bit inst
17 ; load-relax: jrc $ra
18 ; load-relax: .p2align 2
19 ; load-relax: $CPI0_0:
20 ; load-relax: .4byte 3735943886
21 ; load-relax: .end t
Dconst6.ll1 …float -relocation-model=pic -mips16-constant-islands < %s | FileCheck %s -check-prefix=load-relax
3 …-islands -mips-constant-islands-no-load-relaxation < %s | FileCheck %s -check-prefix=no-load-relax
19 ; load-relax: lw ${{[0-9]+}}, $CPI0_0
20 ; load-relax: jrc $ra
21 ; load-relax: .p2align 2
22 ; load-relax: $CPI0_0:
23 ; load-relax: .4byte 3735943886
24 ; load-relax: .end t
26 ; no-load-relax: lw ${{[0-9]+}}, $CPI0_1 # 16 bit inst
27 ; no-load-relax: jalrc ${{[0-9]+}}
[all …]
Dconst4a.ll1 …-islands -mips-constant-islands-no-load-relaxation < %s | FileCheck %s -check-prefix=no-load-relax
18 ; no-load-relax: lw ${{[0-9]+}}, $CPI0_1 # 16 bit inst
21 ; no-load-relax: beqz ${{[0-9]+}}, $BB0_3
22 ; no-load-relax: lw ${{[0-9]+}}, %call16(foo)(${{[0-9]+}})
23 ; no-load-relax: b $BB0_4
24 ; no-load-relax: .p2align 2
25 ; no-load-relax: $CPI0_1:
26 ; no-load-relax: .4byte 3735943886
27 ; no-load-relax: $BB0_3:
28 ; no-load-relax: lw ${{[0-9]+}}, %call16(goo)(${{[0-9]+}})
/external/skia/modules/skparagraph/src/
DParagraphCache.cpp11 SkScalar relax(SkScalar a) { in relax() function
79 hash = mix(hash, SkGoodHash()(relax(ph.fStyle.fHeight))); in operator ()()
80 hash = mix(hash, SkGoodHash()(relax(ph.fStyle.fWidth))); in operator ()()
84 hash = mix(hash, SkGoodHash()(relax(ph.fStyle.fBaselineOffset))); in operator ()()
92 hash = mix(hash, SkGoodHash()(relax(ts.fStyle.getLetterSpacing()))); in operator ()()
93 hash = mix(hash, SkGoodHash()(relax(ts.fStyle.getWordSpacing()))); in operator ()()
95 hash = mix(hash, SkGoodHash()(relax(ts.fStyle.getHeight()))); in operator ()()
104 hash = mix(hash, SkGoodHash()(relax(ts.fStyle.getFontSize()))); in operator ()()
108 hash = mix(hash, SkGoodHash()(relax(key.fParagraphStyle.getHeight()))); in operator ()()
113 hash = mix(hash, SkGoodHash()(relax(strutStyle.getHeight()))); in operator ()()
[all …]
/external/llvm-project/llvm/test/MC/RISCV/
Doption-pushpop.s1 # RUN: llvm-mc -triple riscv32 -mattr=-relax -riscv-no-aliases < %s \
9 # RUN: llvm-mc -triple riscv64 -mattr=-relax -riscv-no-aliases < %s \
18 # using .option relax and .option rvc. Checks that using .option pop
32 .option push # Push relax=false, rvc=false
35 .option relax
36 # CHECK-INST: .option relax
42 .option push # Push relax=true, rvc=false
52 .option pop # Pop relax=true, rvc=false
64 .option pop # Pop relax=false, rvc=false
Dalign.s4 # RUN: llvm-mc -filetype=obj -triple riscv32 -mattr=+relax < %s \
7 # RUN: llvm-mc -filetype=obj -triple riscv32 -mattr=+relax < %s \
11 # RUN: llvm-mc -filetype=obj -triple riscv32 -mattr=-relax < %s \
14 # RUN: llvm-mc -filetype=obj -triple riscv32 -mattr=-relax < %s \
18 # RUN: llvm-mc -filetype=obj -triple riscv32 -mattr=+c,+relax < %s \
21 # RUN: llvm-mc -filetype=obj -triple riscv32 -mattr=+c,+relax < %s \
25 # RUN: llvm-mc -filetype=obj -triple riscv32 -mattr=+c,-relax < %s \
28 # RUN: llvm-mc -filetype=obj -triple riscv32 -mattr=+c,-relax < %s \
Doption-relax.s11 # Check .option relax causes R_RISCV_RELAX to be emitted, and .option
12 # norelax suppresses it. Also check that if .option relax was enabled
15 # linker-relaxation.s and fixups-expr.s for behaviour of the relax
36 .option relax
37 # CHECK-INST: .option relax
Doption-pic.s1 # RUN: llvm-mc -triple riscv32 -mattr=-relax -riscv-no-aliases < %s \
6 # RUN: llvm-mc -triple riscv32 -mattr=-relax -riscv-no-aliases \
11 # RUN: llvm-mc -triple riscv64 -mattr=-relax -riscv-no-aliases < %s \
16 # RUN: llvm-mc -triple riscv64 -mattr=-relax -riscv-no-aliases \
Dfixups-expr.s1 # RUN: llvm-mc -filetype=obj -triple=riscv32 -mattr=+relax %s \
3 # RUN: llvm-mc -filetype=obj -triple=riscv32 -mattr=-relax %s \
6 # RUN: llvm-mc -filetype=obj -triple=riscv64 -mattr=+relax %s \
8 # RUN: llvm-mc -filetype=obj -triple=riscv64 -mattr=-relax %s \
Doption-nopic.s1 # RUN: llvm-mc -triple riscv32 -mattr=-relax -riscv-no-aliases < %s \
6 # RUN: llvm-mc -triple riscv32 -mattr=-relax -riscv-no-aliases \
11 # RUN: llvm-mc -triple riscv64 -mattr=-relax -riscv-no-aliases < %s \
16 # RUN: llvm-mc -triple riscv64 -mattr=-relax -riscv-no-aliases \
Dhilo-constaddr-expr.s1 # RUN: not llvm-mc -filetype=obj -triple=riscv32 -mattr=+relax %s 2>&1 \
3 # RUN: llvm-mc -filetype=obj -triple=riscv32 -mattr=-relax %s 2>&1 \
5 # RUN: llvm-mc -filetype=obj -triple=riscv32 -mattr=-relax %s 2>&1 \
Dpcrel-lo12-invalid.s1 # RUN: not llvm-mc -triple riscv32 -mattr=-relax -filetype obj < %s -o /dev/null 2>&1 | FileCheck %s
2 # RUN: not llvm-mc -triple riscv32 -mattr=+relax -filetype obj < %s -o /dev/null 2>&1 | FileCheck %s
Dpcrel-fixups.s1 # RUN: llvm-mc -triple riscv32 -mattr=-relax -filetype obj %s \
4 # RUN: llvm-mc -triple riscv32 -mattr=+relax -filetype obj %s \
7 # RUN: llvm-mc -triple riscv64 -mattr=-relax -filetype obj %s \
10 # RUN: llvm-mc -triple riscv64 -mattr=+relax -filetype obj %s \
/external/llvm-project/llvm/test/CodeGen/RISCV/
Doption-relax.ll1 ; RUN: llc -mtriple=riscv32 -mattr=-relax -filetype=obj < %s \
4 ; This test demonstrates that .option relax has no effect on codegen
13 tail call void asm sideeffect ".option relax", ""()
/external/llvm-project/llvm/test/MC/X86/
Dalign-branch-relax-all.s1 …e x86_64 --x86-align-branch-boundary=32 --x86-align-branch=fused+jcc --mc-relax-all %s | llvm-objd…
2 …boundary=32 --x86-align-branch=fused+jcc --x86-pad-max-prefix-size=5 --mc-relax-all %s | llvm-objd…
4 # Check instructions can be aligned correctly along with option --mc-relax-all
Dalign-branch-bundle.s1 …-unknown --x86-align-branch-boundary=16 --x86-align-branch=fused+jcc --mc-relax-all %s | llvm-objd…
3 # Check using option --x86-align-branch-boundary=16 --x86-align-branch=fused+jcc --mc-relax-all wit…
/external/igt-gpu-tools/tests/
Dkms_atomic.c95 enum kms_atomic_check_relax relax) in plane_check_current_state() argument
106 if (!(relax & PLANE_RELAX_FB)) in plane_check_current_state()
113 if (relax & PLANE_RELAX_FB) in plane_check_current_state()
124 enum kms_atomic_check_relax relax) in plane_commit() argument
127 plane_check_current_state(plane, plane->values, relax); in plane_commit()
131 enum kms_atomic_check_relax relax, in plane_commit_atomic_err() argument
140 plane_check_current_state(plane, current_values, relax); in plane_commit_atomic_err()
168 enum kms_atomic_check_relax relax) in crtc_check_current_state() argument
213 if (relax & CRTC_RELAX_MODE && mode && current_pipe_values[IGT_CRTC_MODE_ID] && in crtc_check_current_state()
236 enum kms_atomic_check_relax relax) in crtc_commit() argument
[all …]
/external/deqp-deps/SPIRV-Tools/source/opt/
Dconvert_to_half_pass.cpp285 bool relax = true; in CloseRelaxInst() local
286 inst->ForEachInId([&relax, this](uint32_t* idp) { in CloseRelaxInst()
289 if (!IsRelaxed(*idp)) relax = false; in CloseRelaxInst()
291 if (relax) { in CloseRelaxInst()
296 relax = true; in CloseRelaxInst()
297 get_def_use_mgr()->ForEachUser(inst, [&relax, this](Instruction* uinst) { in CloseRelaxInst()
300 relax = false; in CloseRelaxInst()
304 if (relax) { in CloseRelaxInst()
/external/swiftshader/third_party/SPIRV-Tools/source/opt/
Dconvert_to_half_pass.cpp285 bool relax = true; in CloseRelaxInst() local
286 inst->ForEachInId([&relax, this](uint32_t* idp) { in CloseRelaxInst()
289 if (!IsRelaxed(*idp)) relax = false; in CloseRelaxInst()
291 if (relax) { in CloseRelaxInst()
296 relax = true; in CloseRelaxInst()
297 get_def_use_mgr()->ForEachUser(inst, [&relax, this](Instruction* uinst) { in CloseRelaxInst()
300 relax = false; in CloseRelaxInst()
304 if (relax) { in CloseRelaxInst()
/external/angle/third_party/vulkan-deps/spirv-tools/src/source/opt/
Dconvert_to_half_pass.cpp285 bool relax = true; in CloseRelaxInst() local
286 inst->ForEachInId([&relax, this](uint32_t* idp) { in CloseRelaxInst()
289 if (!IsRelaxed(*idp)) relax = false; in CloseRelaxInst()
291 if (relax) { in CloseRelaxInst()
296 relax = true; in CloseRelaxInst()
297 get_def_use_mgr()->ForEachUser(inst, [&relax, this](Instruction* uinst) { in CloseRelaxInst()
300 relax = false; in CloseRelaxInst()
304 if (relax) { in CloseRelaxInst()
/external/llvm-project/llvm/lib/Target/AVR/
DAVRRelaxMemOperations.cpp48 template <unsigned OP> bool relax(Block &MBB, BlockIt MBBI);
88 bool AVRRelaxMem::relax<AVR::STDWPtrQRr>(Block &MBB, BlockIt MBBI) { in relax() function in __anon235d8bbd0111::AVRRelaxMem
130 return relax<Op>(MBB, MI) in runOnInstruction()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AVR/
DAVRRelaxMemOperations.cpp48 template <unsigned OP> bool relax(Block &MBB, BlockIt MBBI);
88 bool AVRRelaxMem::relax<AVR::STDWPtrQRr>(Block &MBB, BlockIt MBBI) { in relax() function in __anonc5148f310111::AVRRelaxMem
130 return relax<Op>(MBB, MI) in runOnInstruction()

123456789