Home
last modified time | relevance | path

Searched refs:res12 (Results 1 – 25 of 31) sorted by relevance

12

/external/llvm-project/llvm/test/CodeGen/AArch64/
Dshadow-call-stack.ll44 %res12 = add i32 %res1, %res2
46 %res1234 = add i32 %res12, %res34
/external/libvpx/libvpx/vpx_dsp/mips/
Didct16x16_msa.c332 v8i16 res8, res9, res10, res11, res12, res13, res14, res15; in vpx_iadst16_1d_columns_addblk_msa() local
432 ILVR_B2_SH(zero, dst12, zero, dst13, res12, res13); in vpx_iadst16_1d_columns_addblk_msa()
433 ADD2(res12, out12, res13, out13, res12, res13); in vpx_iadst16_1d_columns_addblk_msa()
434 CLIP_SH2_0_255(res12, res13); in vpx_iadst16_1d_columns_addblk_msa()
435 PCKEV_B2_SH(res12, res12, res13, res13, res12, res13); in vpx_iadst16_1d_columns_addblk_msa()
436 ST8x1_UB(res12, dst + 2 * dst_stride); in vpx_iadst16_1d_columns_addblk_msa()
/external/llvm-project/llvm/test/Analysis/CostModel/SystemZ/
Dlogical.ll16 %res12 = and <8 x i8> undef, undef
37 ; CHECK: Cost Model: Found an estimated cost of 1 for instruction: %res12 = and <8 x i8> undef, u…
62 %res12 = ashr <8 x i8> undef, undef
83 ; CHECK: Cost Model: Found an estimated cost of 1 for instruction: %res12 = ashr <8 x i8> undef, …
108 %res12 = lshr <8 x i8> undef, undef
129 ; CHECK: Cost Model: Found an estimated cost of 1 for instruction: %res12 = lshr <8 x i8> undef, …
154 %res12 = or <8 x i8> undef, undef
175 ; CHECK: Cost Model: Found an estimated cost of 1 for instruction: %res12 = or <8 x i8> undef, un…
200 %res12 = shl <8 x i8> undef, undef
221 ; CHECK: Cost Model: Found an estimated cost of 1 for instruction: %res12 = shl <8 x i8> undef, u…
[all …]
Dint-arith.ll19 %res12 = add <8 x i8> undef, undef
40 ; CHECK: Cost Model: Found an estimated cost of 1 for instruction: %res12 = add <8 x i8> undef, u…
65 %res12 = sub <8 x i8> undef, undef
86 ; CHECK: Cost Model: Found an estimated cost of 1 for instruction: %res12 = sub <8 x i8> undef, u…
111 %res12 = mul <8 x i8> undef, undef
132 ; CHECK: Cost Model: Found an estimated cost of 1 for instruction: %res12 = mul <8 x i8> undef, u…
/external/llvm-project/llvm/test/Bitcode/
DmiscInstructions.3.2.ll108 ; CHECK-NEXT: %res12 = icmp eq <2 x i32> %vec1, %vec2
109 %res12 = icmp eq <2 x i32> %vec1, %vec2
150 ; CHECK-NEXT: %res12 = fcmp ueq float %x1, %x2
151 %res12 = fcmp ueq float %x1, %x2
DmemInstructions.3.2.ll63 ; CHECK-NEXT: %res12 = load volatile i8, i8* %ptr1, align 1, !invariant.load !1
64 %res12 = load volatile i8, i8* %ptr1, align 1, !invariant.load !1
119 ; CHECK-NEXT: %res12 = load atomic i8, i8* %ptr1 syncscope("singlethread") seq_cst, align 1
120 %res12 = load atomic i8, i8* %ptr1 syncscope("singlethread") seq_cst, align 1
274 ; CHECK-NEXT: %res12 = extractvalue { i32, i1 } [[TMP]], 0
275 …%res12 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new syncscope("singlethread") release monotonic
/external/llvm/test/Bitcode/
DmiscInstructions.3.2.ll108 ; CHECK-NEXT: %res12 = icmp eq <2 x i32> %vec1, %vec2
109 %res12 = icmp eq <2 x i32> %vec1, %vec2
150 ; CHECK-NEXT: %res12 = fcmp ueq float %x1, %x2
151 %res12 = fcmp ueq float %x1, %x2
DmemInstructions.3.2.ll63 ; CHECK-NEXT: %res12 = load volatile i8, i8* %ptr1, align 1, !invariant.load !1
64 %res12 = load volatile i8, i8* %ptr1, align 1, !invariant.load !1
119 ; CHECK-NEXT: %res12 = load atomic i8, i8* %ptr1 singlethread seq_cst, align 1
120 %res12 = load atomic i8, i8* %ptr1 singlethread seq_cst, align 1
274 ; CHECK-NEXT: %res12 = extractvalue { i32, i1 } [[TMP]], 0
275 %res12 = cmpxchg volatile i32* %ptr, i32 %cmp, i32 %new singlethread release monotonic
/external/clang/test/SemaCXX/
Daltivec.cpp31 int res12[vec_step(vf) == 4 ? 1 : -1]; in test_vec_step() local
/external/llvm-project/clang/test/SemaCXX/
Daltivec.cpp31 int res12[vec_step(vf) == 4 ? 1 : -1]; in test_vec_step() local
/external/swiftshader/third_party/subzero/crosstest/
Dtest_vector_ops_ll.ll173 %res12 = zext <16 x i1> %res12_i1 to <16 x i8>
174 ret <16 x i8> %res12
327 %res12 = insertelement <16 x i8> %vec, i8 %elt, i32 12
328 ret <16 x i8> %res12
517 %res12 = zext i1 %res12_i1 to i64
518 ret i64 %res12
693 %res12 = zext i8 %res12_i8 to i64
694 ret i64 %res12
/external/llvm-project/clang/test/SemaOpenCL/
Dvec_step.cl27 int res12[vec_step(void) == 1 ? 1 : -1];
/external/clang/test/SemaOpenCL/
Dvec_step.cl27 int res12[vec_step(void) == 1 ? 1 : -1];
/external/llvm-project/llvm/test/CodeGen/RISCV/
Dshadowcallstack.ll139 %res12 = add i32 %res1, %res2
141 %res1234 = add i32 %res12, %res34
/external/llvm-project/llvm/test/CodeGen/SystemZ/
Dint-sadd-08.ll260 %res12 = or i1 %res11, %obit12
264 %res13 = or i1 %res12, %obit13
392 %res12 = or i1 %res11, %obit12
396 %res13 = or i1 %res12, %obit13
Dint-sadd-09.ll260 %res12 = or i1 %res11, %obit12
264 %res13 = or i1 %res12, %obit13
392 %res12 = or i1 %res11, %obit12
396 %res13 = or i1 %res12, %obit13
Dint-ssub-09.ll260 %res12 = or i1 %res11, %obit12
264 %res13 = or i1 %res12, %obit13
392 %res12 = or i1 %res11, %obit12
396 %res13 = or i1 %res12, %obit13
Dint-usub-10.ll260 %res12 = or i1 %res11, %obit12
264 %res13 = or i1 %res12, %obit13
392 %res12 = or i1 %res11, %obit12
396 %res13 = or i1 %res12, %obit13
Dint-ssub-08.ll260 %res12 = or i1 %res11, %obit12
264 %res13 = or i1 %res12, %obit13
392 %res12 = or i1 %res11, %obit12
396 %res13 = or i1 %res12, %obit13
Dint-uadd-10.ll250 %res12 = or i1 %res11, %obit12
254 %res13 = or i1 %res12, %obit13
382 %res12 = or i1 %res11, %obit12
386 %res13 = or i1 %res12, %obit13
Dint-usub-11.ll261 %res12 = or i1 %res11, %obit12
265 %res13 = or i1 %res12, %obit13
Dint-uadd-11.ll251 %res12 = or i1 %res11, %obit12
255 %res13 = or i1 %res12, %obit13
/external/libvpx/libvpx/vpx_dsp/x86/
Dfwd_txfm_impl_sse2.h621 __m128i res08, res09, res10, res11, res12, res13, res14, res15; in FDCT16x16_2D() local
795 res12 = mult_round_shift(&t2, &t3, &k__cospi_m08_p24, in FDCT16x16_2D()
798 overflow = check_epi16_overflow_x4(&res00, &res08, &res04, &res12); in FDCT16x16_2D()
1001 transpose_and_output8x8(&res08, &res09, &res10, &res11, &res12, &res13, in FDCT16x16_2D()
/external/mesa3d/src/gallium/drivers/llvmpipe/
Dlp_state_setup.c220 LLVMValueRef max, max_value, res12; in lp_do_offset_tri() local
250 res12 = LLVMBuildFSub(b, dyzzx01_dzxyz20, dzx01_dyz20, "res12"); in lp_do_offset_tri()
253 dzdxdzdy = LLVMBuildFMul(b, res12, inv_det, "dzdxdzdy"); in lp_do_offset_tri()
/external/llvm-project/llvm/test/CodeGen/X86/
Davx-intrinsics-fast-isel.ll1556 %res12 = insertelement <32 x i8> %res11, i8 %a19, i32 12
1557 %res13 = insertelement <32 x i8> %res12, i8 %a18, i32 13
1660 %res12 = insertelement <16 x i16> %res11, i16 %a3 , i32 12
1661 %res13 = insertelement <16 x i16> %res12, i16 %a2 , i32 13
1869 %res12 = insertelement <32 x i8> %res11, i8 %a0, i32 12
1870 %res13 = insertelement <32 x i8> %res12, i8 %a0, i32 13
1922 %res12 = insertelement <16 x i16> %res11, i16 %a0, i32 12
1923 %res13 = insertelement <16 x i16> %res12, i16 %a0, i32 13
2172 %res12 = insertelement <32 x i8> %res11, i8 %a12, i32 12
2173 %res13 = insertelement <32 x i8> %res12, i8 %a13, i32 13
[all …]

12