/external/llvm/test/CodeGen/AMDGPU/ |
D | ctpop64.ll | 16 ; GCN: s_bcnt1_i32_b64 [[SRESULT:s[0-9]+]], [[SVAL]] 61 ; GCN: s_bcnt1_i32_b64 62 ; GCN: s_bcnt1_i32_b64 72 ; GCN: s_bcnt1_i32_b64 73 ; GCN: s_bcnt1_i32_b64 74 ; GCN: s_bcnt1_i32_b64 75 ; GCN: s_bcnt1_i32_b64 119 ; GCN-DAG: s_bcnt1_i32_b64 [[RESULT:s[0-9]+]], {{s\[}}[[LOVAL]]:[[HIVAL]]{{\]}} 146 ; GCN: s_bcnt1_i32_b64 [[SRESULT0:s[0-9]+]], 147 ; GCN: s_bcnt1_i32_b64 [[SRESULT1:s[0-9]+]], [all …]
|
/external/llvm-project/llvm/test/CodeGen/AMDGPU/ |
D | ctpop64.ll | 18 ; GCN: s_bcnt1_i32_b64 [[SRESULT:s[0-9]+]], [[SVAL]] 66 ; GCN: s_bcnt1_i32_b64 67 ; GCN: s_bcnt1_i32_b64 77 ; GCN: s_bcnt1_i32_b64 78 ; GCN: s_bcnt1_i32_b64 79 ; GCN: s_bcnt1_i32_b64 80 ; GCN: s_bcnt1_i32_b64 128 ; GCN-DAG: s_bcnt1_i32_b64 [[RESULT:s[0-9]+]], {{s\[}}[[LOVAL]]:[[HIVAL]]{{\]}} 155 ; GCN: s_bcnt1_i32_b64 [[SRESULT0:s[0-9]+]], 156 ; GCN: s_bcnt1_i32_b64 [[SRESULT1:s[0-9]+]], [all …]
|
D | atomic_optimizations_global_pointer.ll | 19 ; GCN64: s_bcnt1_i32_b64 s[[popcount:[0-9]+]], s{{\[}}[[exec_lo]]:[[exec_hi]]{{\]}} 37 ; GCN64: s_bcnt1_i32_b64 s[[popcount:[0-9]+]], s{{\[}}[[exec_lo]]:[[exec_hi]]{{\]}} 51 ; GFX7LESS-NOT: s_bcnt1_i32_b64 77 ; GCN64: s_bcnt1_i32_b64 s[[popcount:[0-9]+]], s{{\[}}[[exec_lo]]:[[exec_hi]]{{\]}} 96 ; GCN64: s_bcnt1_i32_b64 s[[popcount:[0-9]+]], s{{\[}}[[exec_lo]]:[[exec_hi]]{{\]}} 108 ; GCN-NOT: s_bcnt1_i32_b64 127 ; GCN64: s_bcnt1_i32_b64 s[[popcount:[0-9]+]], s{{\[}}[[exec_lo]]:[[exec_hi]]{{\]}} 145 ; GCN64: s_bcnt1_i32_b64 s[[popcount:[0-9]+]], s{{\[}}[[exec_lo]]:[[exec_hi]]{{\]}} 159 ; GFX7LESS-NOT: s_bcnt1_i32_b64 185 ; GCN64: s_bcnt1_i32_b64 s[[popcount:[0-9]+]], s{{\[}}[[exec_lo]]:[[exec_hi]]{{\]}} [all …]
|
D | atomic_optimizations_struct_buffer.ll | 21 ; GCN64: s_bcnt1_i32_b64 s[[popcount:[0-9]+]], s{{\[}}[[exec_lo]]:[[exec_hi]]{{\]}} 39 ; GCN64: s_bcnt1_i32_b64 s[[popcount:[0-9]+]], s{{\[}}[[exec_lo]]:[[exec_hi]]{{\]}} 53 ; GFX7LESS-NOT: s_bcnt1_i32_b64 74 ; GCN-NOT: s_bcnt1_i32_b64 87 ; GCN-NOT: s_bcnt1_i32_b64 105 ; GCN64: s_bcnt1_i32_b64 s[[popcount:[0-9]+]], s{{\[}}[[exec_lo]]:[[exec_hi]]{{\]}} 123 ; GCN64: s_bcnt1_i32_b64 s[[popcount:[0-9]+]], s{{\[}}[[exec_lo]]:[[exec_hi]]{{\]}} 137 ; GFX7LESS-NOT: s_bcnt1_i32_b64 158 ; GCN-NOT: s_bcnt1_i32_b64 171 ; GCN-NOT: s_bcnt1_i32_b64
|
D | atomic_optimizations_raw_buffer.ll | 21 ; GCN64: s_bcnt1_i32_b64 s[[popcount:[0-9]+]], s{{\[}}[[exec_lo]]:[[exec_hi]]{{\]}} 39 ; GCN64: s_bcnt1_i32_b64 s[[popcount:[0-9]+]], s{{\[}}[[exec_lo]]:[[exec_hi]]{{\]}} 53 ; GFX7LESS-NOT: s_bcnt1_i32_b64 74 ; GCN-NOT: s_bcnt1_i32_b64 92 ; GCN64: s_bcnt1_i32_b64 s[[popcount:[0-9]+]], s{{\[}}[[exec_lo]]:[[exec_hi]]{{\]}} 110 ; GCN64: s_bcnt1_i32_b64 s[[popcount:[0-9]+]], s{{\[}}[[exec_lo]]:[[exec_hi]]{{\]}} 124 ; GFX7LESS-NOT: s_bcnt1_i32_b64 145 ; GCN-NOT: s_bcnt1_i32_b64
|
D | atomic_optimizations_buffer.ll | 22 ; GCN64: s_bcnt1_i32_b64 s[[popcount:[0-9]+]], s{{\[}}[[exec_lo]]:[[exec_hi]]{{\]}} 40 ; GCN64: s_bcnt1_i32_b64 s[[popcount:[0-9]+]], s{{\[}}[[exec_lo]]:[[exec_hi]]{{\]}} 54 ; GFX7LESS-NOT: s_bcnt1_i32_b64 80 ; GFX7LESS-NOT: s_bcnt1_i32_b64 106 ; GCN-NOT: s_bcnt1_i32_b64 124 ; GCN64: s_bcnt1_i32_b64 s[[popcount:[0-9]+]], s{{\[}}[[exec_lo]]:[[exec_hi]]{{\]}} 142 ; GCN64: s_bcnt1_i32_b64 s[[popcount:[0-9]+]], s{{\[}}[[exec_lo]]:[[exec_hi]]{{\]}} 156 ; GFX7LESS-NOT: s_bcnt1_i32_b64 182 ; GCN-NOT: s_bcnt1_i32_b64
|
D | atomic_optimizations_pixelshader.ll | 30 ; GFX7-NEXT: s_bcnt1_i32_b64 s12, s[12:13] 63 ; GFX8-NEXT: s_bcnt1_i32_b64 s12, s[12:13] 96 ; GFX9-NEXT: s_bcnt1_i32_b64 s12, s[12:13] 129 ; GFX1064-NEXT: s_bcnt1_i32_b64 s12, s[12:13]
|
D | atomic_optimizations_local_pointer.ll | 29 ; GFX7LESS-NEXT: s_bcnt1_i32_b64 s2, s[2:3] 58 ; GFX8-NEXT: s_bcnt1_i32_b64 s2, s[2:3] 88 ; GFX9-NEXT: s_bcnt1_i32_b64 s2, s[2:3] 117 ; GFX1064-NEXT: s_bcnt1_i32_b64 s2, s[2:3] 189 ; GFX7LESS-NEXT: s_bcnt1_i32_b64 s3, s[6:7] 222 ; GFX8-NEXT: s_bcnt1_i32_b64 s1, s[2:3] 255 ; GFX9-NEXT: s_bcnt1_i32_b64 s1, s[2:3] 288 ; GFX1064-NEXT: s_bcnt1_i32_b64 s1, s[2:3] 1082 ; GFX7LESS-NEXT: s_bcnt1_i32_b64 s4, s[4:5] 1117 ; GFX8-NEXT: s_bcnt1_i32_b64 s4, s[4:5] [all …]
|
/external/llvm-project/llvm/test/CodeGen/AMDGPU/GlobalISel/ |
D | atomic_optimizations_mul_one.ll | 39 ; GCN-NEXT: s_bcnt1_i32_b64 s4, s[4:5] 83 ; GCN-NEXT: s_bcnt1_i32_b64 s6, s[6:7] 133 ; GCN-NEXT: s_bcnt1_i32_b64 s4, s[4:5] 177 ; GCN-NEXT: s_bcnt1_i32_b64 s6, s[6:7] 228 ; GCN-NEXT: s_bcnt1_i32_b64 s4, s[4:5] 275 ; GCN-NEXT: s_bcnt1_i32_b64 s6, s[6:7]
|
/external/llvm/test/MC/AMDGPU/ |
D | sop1.s | 103 s_bcnt1_i32_b64 s1, s[2:3] label
|
/external/llvm-project/llvm/test/MC/AMDGPU/ |
D | sop1.s | 136 s_bcnt1_i32_b64 s1, s[2:3] label
|
D | gfx7_asm_all.s | 11556 s_bcnt1_i32_b64 s5, s[2:3] label 11559 s_bcnt1_i32_b64 s103, s[2:3] label 11562 s_bcnt1_i32_b64 flat_scratch_lo, s[2:3] label 11565 s_bcnt1_i32_b64 flat_scratch_hi, s[2:3] label 11568 s_bcnt1_i32_b64 vcc_lo, s[2:3] label 11571 s_bcnt1_i32_b64 vcc_hi, s[2:3] label 11574 s_bcnt1_i32_b64 tba_lo, s[2:3] label 11577 s_bcnt1_i32_b64 tba_hi, s[2:3] label 11580 s_bcnt1_i32_b64 tma_lo, s[2:3] label 11583 s_bcnt1_i32_b64 tma_hi, s[2:3] label [all …]
|
D | gfx8_asm_all.s | 12331 s_bcnt1_i32_b64 s5, s[2:3] label 12334 s_bcnt1_i32_b64 s101, s[2:3] label 12337 s_bcnt1_i32_b64 flat_scratch_lo, s[2:3] label 12340 s_bcnt1_i32_b64 flat_scratch_hi, s[2:3] label 12343 s_bcnt1_i32_b64 vcc_lo, s[2:3] label 12346 s_bcnt1_i32_b64 vcc_hi, s[2:3] label 12349 s_bcnt1_i32_b64 tba_lo, s[2:3] label 12352 s_bcnt1_i32_b64 tba_hi, s[2:3] label 12355 s_bcnt1_i32_b64 tma_lo, s[2:3] label 12358 s_bcnt1_i32_b64 tma_hi, s[2:3] label [all …]
|
D | gfx9_asm_all.s | 12464 s_bcnt1_i32_b64 s5, s[2:3] label 12467 s_bcnt1_i32_b64 s101, s[2:3] label 12470 s_bcnt1_i32_b64 flat_scratch_lo, s[2:3] label 12473 s_bcnt1_i32_b64 flat_scratch_hi, s[2:3] label 12476 s_bcnt1_i32_b64 vcc_lo, s[2:3] label 12479 s_bcnt1_i32_b64 vcc_hi, s[2:3] label 12482 s_bcnt1_i32_b64 m0, s[2:3] label 12485 s_bcnt1_i32_b64 exec_lo, s[2:3] label 12488 s_bcnt1_i32_b64 exec_hi, s[2:3] label 12491 s_bcnt1_i32_b64 s5, s[4:5] label [all …]
|
D | gfx10_asm_all.s | 11281 s_bcnt1_i32_b64 s0, s[2:3] label 11284 s_bcnt1_i32_b64 s105, s[102:103] label 11287 s_bcnt1_i32_b64 s0, s[102:103] label 11290 s_bcnt1_i32_b64 s105, s[2:3] label 11293 s_bcnt1_i32_b64 exec_lo, s[2:3] label 11296 s_bcnt1_i32_b64 exec_hi, s[2:3] label 11299 s_bcnt1_i32_b64 vcc_lo, s[2:3] label 11302 s_bcnt1_i32_b64 vcc_hi, s[2:3] label 11305 s_bcnt1_i32_b64 m0, s[2:3] label 11308 s_bcnt1_i32_b64 s0, exec label [all …]
|
/external/llvm/test/MC/Disassembler/AMDGPU/ |
D | sop1_vi.txt | 69 # VI: s_bcnt1_i32_b64 s1, s[2:3] ; encoding: [0x02,0x0d,0x81,0xbe]
|
/external/llvm-project/llvm/test/MC/Disassembler/AMDGPU/ |
D | sop1_vi.txt | 78 # VI: s_bcnt1_i32_b64 s1, s[2:3] ; encoding: [0x02,0x0d,0x81,0xbe]
|
D | gfx8_dasm_all.txt | 11700 # CHECK: s_bcnt1_i32_b64 s5, s[2:3] ; encoding: [0x02,0x0d,0x85,0xbe] 11703 # CHECK: s_bcnt1_i32_b64 s101, s[2:3] ; encoding: [0x02,0x0d,0xe5,0xbe] 11706 # CHECK: s_bcnt1_i32_b64 flat_scratch_lo, s[2:3] ; encoding: [0x02,0x0d,0xe6,0xbe] 11709 # CHECK: s_bcnt1_i32_b64 flat_scratch_hi, s[2:3] ; encoding: [0x02,0x0d,0xe7,0xbe] 11712 # CHECK: s_bcnt1_i32_b64 vcc_lo, s[2:3] ; encoding: [0x02,0x0d,0xea,0xbe] 11715 # CHECK: s_bcnt1_i32_b64 vcc_hi, s[2:3] ; encoding: [0x02,0x0d,0xeb,0xbe] 11718 # CHECK: s_bcnt1_i32_b64 tba_lo, s[2:3] ; encoding: [0x02,0x0d,0xec,0xbe] 11721 # CHECK: s_bcnt1_i32_b64 tba_hi, s[2:3] ; encoding: [0x02,0x0d,0xed,0xbe] 11724 # CHECK: s_bcnt1_i32_b64 tma_lo, s[2:3] ; encoding: [0x02,0x0d,0xee,0xbe] 11727 # CHECK: s_bcnt1_i32_b64 tma_hi, s[2:3] ; encoding: [0x02,0x0d,0xef,0xbe] [all …]
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | SOPInstructions.td | 195 def S_BCNT1_I32_B64 : SOP1_32_64 <"s_bcnt1_i32_b64",
|
/external/llvm-project/llvm/lib/Target/AMDGPU/ |
D | SOPInstructions.td | 206 def S_BCNT1_I32_B64 : SOP1_32_64 <"s_bcnt1_i32_b64",
|
/external/llvm/lib/Target/AMDGPU/ |
D | SIInstructions.td | 126 defm S_BCNT1_I32_B64 : SOP1_32_64 <sop1<0x10, 0x0d>, "s_bcnt1_i32_b64", []>;
|
/external/llvm-project/llvm/docs/AMDGPU/ |
D | AMDGPUAsmGFX7.rst | 455 …s_bcnt1_i32_b64 :ref:`sdst<amdgpu_synid7_sdst32_1>`, :ref:`ssrc<amdgpu_synid7_s…
|
D | AMDGPUAsmGFX8.rst | 476 …s_bcnt1_i32_b64 :ref:`sdst<amdgpu_synid8_sdst32_1>`, :ref:`ssrc<amdgpu_synid8_s…
|
D | AMDGPUAsmGFX9.rst | 637 …s_bcnt1_i32_b64 :ref:`sdst<amdgpu_synid9_sdst32_1>`, :ref:`ssrc<amdgpu_synid9_s…
|
/external/mesa3d/docs/relnotes/ |
D | 20.0.0.rst | 3402 - aco: Fix operand of s_bcnt1_i32_b64 in emit_boolean_reduce.
|