/external/arm-trusted-firmware/plat/hisilicon/hikey/ |
D | hisi_pwrc.c | 72 unsigned int reg, sec_entrypoint; in hisi_pwrc_setup() local 76 sec_entrypoint = PWRCTRL_ACPU_ASM_CODE_BASE; in hisi_pwrc_setup() 77 mmio_write_32(ACPU_SC_CPUx_RVBARADDR(0), sec_entrypoint >> 2); in hisi_pwrc_setup() 78 mmio_write_32(ACPU_SC_CPUx_RVBARADDR(1), sec_entrypoint >> 2); in hisi_pwrc_setup() 79 mmio_write_32(ACPU_SC_CPUx_RVBARADDR(2), sec_entrypoint >> 2); in hisi_pwrc_setup() 80 mmio_write_32(ACPU_SC_CPUx_RVBARADDR(3), sec_entrypoint >> 2); in hisi_pwrc_setup() 81 mmio_write_32(ACPU_SC_CPUx_RVBARADDR(4), sec_entrypoint >> 2); in hisi_pwrc_setup() 82 mmio_write_32(ACPU_SC_CPUx_RVBARADDR(5), sec_entrypoint >> 2); in hisi_pwrc_setup() 83 mmio_write_32(ACPU_SC_CPUx_RVBARADDR(6), sec_entrypoint >> 2); in hisi_pwrc_setup() 84 mmio_write_32(ACPU_SC_CPUx_RVBARADDR(7), sec_entrypoint >> 2); in hisi_pwrc_setup()
|
/external/arm-trusted-firmware/plat/imx/imx8m/imx8mp/ |
D | imx8mp_psci.c | 35 int plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 39 imx_mailbox_init(sec_entrypoint); in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/imx/imx8m/imx8mn/ |
D | imx8mn_psci.c | 35 int plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 39 imx_mailbox_init(sec_entrypoint); in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/imx/imx8m/imx8mm/ |
D | imx8mm_psci.c | 35 int plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 39 imx_mailbox_init(sec_entrypoint); in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/marvell/armada/common/ |
D | marvell_pm.c | 52 int plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 58 marvell_program_mailbox(sec_entrypoint); in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/qemu/common/ |
D | qemu_pm.c | 231 int plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 236 *mailbox = sec_entrypoint; in plat_setup_psci_ops() 237 secure_entrypoint = (unsigned long) sec_entrypoint; in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/qemu/qemu_sbsa/ |
D | sbsa_pm.c | 227 int plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 232 *mailbox = sec_entrypoint; in plat_setup_psci_ops() 233 secure_entrypoint = (unsigned long)sec_entrypoint; in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/arm/board/a5ds/ |
D | a5ds_pm.c | 66 int __init plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 70 *mailbox = sec_entrypoint; in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/mediatek/mt6795/ |
D | plat_pm.c | 237 unsigned long sec_entrypoint, in plat_affinst_on() argument 261 mmio_write_32(rv, sec_entrypoint); in plat_affinst_on() 313 static void plat_affinst_suspend(unsigned long sec_entrypoint, in plat_affinst_suspend() argument 334 mmio_write_32(rv, sec_entrypoint); in plat_affinst_suspend()
|
/external/arm-trusted-firmware/plat/arm/board/arm_fpga/ |
D | fpga_pm.c | 95 int plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 98 fpga_sec_entrypoint = sec_entrypoint; in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/brcm/board/stingray/src/ |
D | pm.c | 124 int plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 128 plat_sec_entrypoint = sec_entrypoint; in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/allwinner/common/ |
D | sunxi_pm.c | 236 int plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 244 sec_entrypoint & 0xffffffff); in plat_setup_psci_ops() 246 sec_entrypoint >> 32); in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/arm/common/ |
D | arm_pm.c | 202 int __init plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 208 plat_arm_program_trusted_mailbox(sec_entrypoint); in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/layerscape/board/ls1043/ |
D | ls1043_psci.c | 164 int plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 167 warmboot_entry = sec_entrypoint; in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/socionext/synquacer/ |
D | sq_psci.c | 185 int plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 188 sq_sec_entrypoint = sec_entrypoint; in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/socionext/uniphier/ |
D | uniphier_psci.c | 121 int plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 124 uniphier_sec_entrypoint = sec_entrypoint; in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/imx/imx8m/imx8mq/ |
D | imx8mq_psci.c | 124 int plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 127 imx_mailbox_init(sec_entrypoint); in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/amlogic/axg/ |
D | axg_pm.c | 160 int plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 163 axg_sec_entrypoint = sec_entrypoint; in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/hisilicon/poplar/ |
D | plat_pm.c | 165 int plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 171 mmio_write_32((uintptr_t)REG_PERI_CPU_RVBARADDR, sec_entrypoint); in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/amlogic/gxbb/ |
D | gxbb_pm.c | 184 int plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 187 gxbb_sec_entrypoint = sec_entrypoint; in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/amlogic/g12a/ |
D | g12a_pm.c | 208 int plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 211 g12a_sec_entrypoint = sec_entrypoint; in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/nvidia/tegra/common/ |
D | tegra_pm.c | 287 int plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 296 tegra_sec_entry_point = sec_entrypoint; in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/amlogic/gxl/ |
D | gxl_pm.c | 207 int plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 210 gxl_sec_entrypoint = sec_entrypoint; in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/intel/soc/common/ |
D | socfpga_psci.c | 218 int plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 222 mmio_write_64(PLAT_SEC_ENTRY, sec_entrypoint); in plat_setup_psci_ops()
|
/external/arm-trusted-firmware/plat/xilinx/versal/ |
D | plat_psci.c | 231 int plat_setup_psci_ops(uintptr_t sec_entrypoint, in plat_setup_psci_ops() argument 234 versal_sec_entry = sec_entrypoint; in plat_setup_psci_ops()
|