Searched refs:setf16 (Results 1 – 11 of 11) sorted by relevance
| /external/llvm-project/llvm/test/MC/AArch64/ |
| D | armv8.4a-flag.s | 20 setf16 w1
21 setf16 wzr
|
| /external/llvm-project/llvm/test/MC/Disassembler/AArch64/ |
| D | armv8.4a-flag.txt | 10 #CHECK: setf16 w1
|
| /external/vixl/src/aarch64/ |
| D | macro-assembler-aarch64.cc | 1933 setf16(wn); in Setf16()
|
| D | assembler-aarch64.h | 686 void setf16(const Register& rn);
|
| D | assembler-aarch64.cc | 562 void Assembler::setf16(const Register& rn) { in setf16() function in vixl::aarch64::Assembler
|
| /external/vixl/test/aarch64/ |
| D | test-disasm-aarch64.cc | 410 COMPARE(setf16(w1), "setf16 w1"); in TEST()
|
| D | test-cpu-features-aarch64.cc | 2811 TEST_FLAGM(setf16_0, setf16(w0))
|
| /external/vixl/doc/aarch64/ |
| D | supported-instructions-aarch64.md | 2342 void setf16(const Register& rn)
|
| /external/llvm-project/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.td | 1071 def SETF16 : BaseFlagManipulation<0, 1, (ins GPR32:$Rn), "setf16", "{\t$Rn}">;
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.td | 931 def SETF16 : BaseFlagManipulation<0, 1, (ins GPR32:$Rn), "setf16", "{\t$Rn}">;
|
| /external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/ |
| D | AArch64GenAsmMatcher.inc | 12559 "ivr\004sdot\003sel\006setf16\005setf8\006setffr\003sev\004sevl\005sha1c"
17239 { 4136 /* setf16 */, AArch64::SETF16, Convert__Reg1_0, AMFBS_HasFMI, { MCK_GPR32 }, },
24612 { 4136 /* setf16 */, AArch64::SETF16, Convert__imm_95_0, AMFBS_HasFMI, { }, },
|