Home
last modified time | relevance | path

Searched refs:setreg (Results 1 – 7 of 7) sorted by relevance

/external/llvm-project/llvm/test/CodeGen/AMDGPU/
Dllvm.amdgcn.s.setreg.ll36 call void @llvm.amdgcn.s.setreg(i32 2049, i32 3)
63 call void @llvm.amdgcn.s.setreg(i32 2177, i32 3)
90 call void @llvm.amdgcn.s.setreg(i32 6273, i32 7)
117 call void @llvm.amdgcn.s.setreg(i32 2049, i32 %var.mode)
143 call void @llvm.amdgcn.s.setreg(i32 577, i32 0)
169 call void @llvm.amdgcn.s.setreg(i32 577, i32 1)
195 call void @llvm.amdgcn.s.setreg(i32 513, i32 0)
221 call void @llvm.amdgcn.s.setreg(i32 513, i32 1)
248 call void @llvm.amdgcn.s.setreg(i32 14337, i32 inreg %mode)
275 call void @llvm.amdgcn.s.setreg(i32 12289, i32 6)
[all …]
Dmode-register.mir194 # setreg as RTZ is set in loop
462 # to produce the wrong mode, resulting in an unnecessary setreg
490 # not correctly propagated, resulting in an unnecessary setreg
Dskip-if-dead.ll556 call void @llvm.amdgcn.s.setreg(i32 2049, i32 3)
571 declare void @llvm.amdgcn.s.setreg(i32 immarg, i32)
/external/llvm-project/llvm/test/CodeGen/AMDGPU/GlobalISel/
Dllvm.amdgcn.s.setreg.ll36 call void @llvm.amdgcn.s.setreg(i32 2049, i32 3)
63 call void @llvm.amdgcn.s.setreg(i32 2177, i32 3)
90 call void @llvm.amdgcn.s.setreg(i32 6273, i32 7)
117 call void @llvm.amdgcn.s.setreg(i32 2049, i32 %var.mode)
143 call void @llvm.amdgcn.s.setreg(i32 577, i32 0)
169 call void @llvm.amdgcn.s.setreg(i32 577, i32 1)
195 call void @llvm.amdgcn.s.setreg(i32 513, i32 0)
221 call void @llvm.amdgcn.s.setreg(i32 513, i32 1)
248 call void @llvm.amdgcn.s.setreg(i32 14337, i32 inreg %mode)
275 call void @llvm.amdgcn.s.setreg(i32 12289, i32 6)
[all …]
/external/lua/src/
Dldebug.c470 int setreg = -1; /* keep last instruction that changed 'reg' */ in findsetreg() local
508 setreg = filterpc(pc, jmptarget); in findsetreg()
510 return setreg; in findsetreg()
/external/llvm-project/clang/test/CodeGenOpenCL/
Dbuiltins-amdgcn.cl751 // CHECK: call void @llvm.amdgcn.s.setreg(i32 8193, i32 %val)
/external/llvm-project/llvm/include/llvm/IR/
DIntrinsicsAMDGPU.td1286 // subtarget. llvm.amdgcn.s.setreg(hwmode, value)