Home
last modified time | relevance | path

Searched refs:si_pm4_cmd_add (Results 1 – 5 of 5) sorted by relevance

/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_cp_reg_shadowing.c59 si_pm4_cmd_add(pm4, PKT3(packet, 1 + num_ranges * 2, 0)); in si_build_load_reg()
60 si_pm4_cmd_add(pm4, gpu_address); in si_build_load_reg()
61 si_pm4_cmd_add(pm4, gpu_address >> 32); in si_build_load_reg()
63 si_pm4_cmd_add(pm4, (ranges[i].offset - offset) / 4); in si_build_load_reg()
64 si_pm4_cmd_add(pm4, ranges[i].size / 4); in si_build_load_reg()
75 si_pm4_cmd_add(pm4, PKT3(PKT3_EVENT_WRITE, 0, 0)); in si_create_shadowing_ib_preamble()
76 si_pm4_cmd_add(pm4, EVENT_TYPE(V_028A90_SQ_NON_EVENT) | EVENT_INDEX(0)); in si_create_shadowing_ib_preamble()
80 si_pm4_cmd_add(pm4, PKT3(PKT3_EVENT_WRITE, 0, 0)); in si_create_shadowing_ib_preamble()
81 si_pm4_cmd_add(pm4, EVENT_TYPE(V_028A90_BREAK_BATCH) | EVENT_INDEX(0)); in si_create_shadowing_ib_preamble()
85 si_pm4_cmd_add(pm4, PKT3(PKT3_EVENT_WRITE, 0, 0)); in si_create_shadowing_ib_preamble()
[all …]
Dsi_pm4.h57 void si_pm4_cmd_add(struct si_pm4_state *state, uint32_t dw);
Dsi_pm4.c37 void si_pm4_cmd_add(struct si_pm4_state *state, uint32_t dw) in si_pm4_cmd_add() function
Dsi_state_shaders.c1605 si_pm4_cmd_add(pm4, PKT3(PKT3_EVENT_WRITE, 0, 0)); in si_shader_ps()
1606 si_pm4_cmd_add(pm4, EVENT_TYPE(V_028A90_BREAK_BATCH) | EVENT_INDEX(0)); in si_shader_ps()
3381 si_pm4_cmd_add(sctx->cs_preamble_state, PKT3(PKT3_EVENT_WRITE, 0, 0)); in si_cs_preamble_add_vgt_flush()
3382 si_pm4_cmd_add(sctx->cs_preamble_state, EVENT_TYPE(V_028A90_VS_PARTIAL_FLUSH) | EVENT_INDEX(4)); in si_cs_preamble_add_vgt_flush()
3385 si_pm4_cmd_add(sctx->cs_preamble_state, PKT3(PKT3_EVENT_WRITE, 0, 0)); in si_cs_preamble_add_vgt_flush()
3386 si_pm4_cmd_add(sctx->cs_preamble_state, EVENT_TYPE(V_028A90_VGT_FLUSH) | EVENT_INDEX(0)); in si_cs_preamble_add_vgt_flush()
Dsi_state.c5078 si_pm4_cmd_add(pm4, PKT3(PKT3_CONTEXT_CONTROL, 1, 0)); in si_init_cs_preamble_state()
5079 si_pm4_cmd_add(pm4, CC0_UPDATE_LOAD_ENABLES(1)); in si_init_cs_preamble_state()
5080 si_pm4_cmd_add(pm4, CC1_UPDATE_SHADOW_ENABLES(1)); in si_init_cs_preamble_state()
5083 si_pm4_cmd_add(pm4, PKT3(PKT3_CLEAR_STATE, 0, 0)); in si_init_cs_preamble_state()
5084 si_pm4_cmd_add(pm4, 0); in si_init_cs_preamble_state()