Home
last modified time | relevance | path

Searched refs:src_va (Results 1 – 6 of 6) sorted by relevance

/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_cp_dma.c56 uint64_t src_va, unsigned size, unsigned flags, in si_emit_cp_dma() argument
83 if (sctx->chip_class >= GFX9 && !(flags & CP_DMA_CLEAR) && src_va == dst_va) { in si_emit_cp_dma()
108 radeon_emit(cs, src_va); /* SRC_ADDR_LO [31:0] */ in si_emit_cp_dma()
109 radeon_emit(cs, src_va >> 32); /* SRC_ADDR_HI [31:0] */ in si_emit_cp_dma()
114 header |= S_411_SRC_ADDR_HI(src_va >> 32); in si_emit_cp_dma()
117 radeon_emit(cs, src_va); /* SRC_ADDR_LO [31:0] */ in si_emit_cp_dma()
608 uint64_t src_va = (src ? src->gpu_address : 0ull) + src_offset; in si_cp_copy_data() local
612 radeon_emit(cs, src_va); in si_cp_copy_data()
613 radeon_emit(cs, src_va >> 32); in si_cp_copy_data()
/external/mesa3d/src/amd/vulkan/
Dsi_cmd_buffer.c1581 uint64_t dst_va, uint64_t src_va, in si_emit_cp_dma() argument
1611 src_va == dst_va) in si_emit_cp_dma()
1624 radeon_emit(cs, src_va); /* SRC_ADDR_LO [31:0] */ in si_emit_cp_dma()
1625 radeon_emit(cs, src_va >> 32); /* SRC_ADDR_HI [31:0] */ in si_emit_cp_dma()
1631 header |= S_411_SRC_ADDR_HI(src_va >> 32); in si_emit_cp_dma()
1633 radeon_emit(cs, src_va); /* SRC_ADDR_LO [31:0] */ in si_emit_cp_dma()
1710 uint64_t src_va, uint64_t dest_va, in si_cp_dma_buffer_copy() argument
1732 if (src_va % SI_CPDMA_ALIGNMENT) { in si_cp_dma_buffer_copy()
1733 skipped_size = SI_CPDMA_ALIGNMENT - (src_va % SI_CPDMA_ALIGNMENT); in si_cp_dma_buffer_copy()
1739 main_src_va = src_va + skipped_size; in si_cp_dma_buffer_copy()
[all …]
Dradv_meta_buffer.c422 uint64_t src_va = radv_buffer_get_va(src_bo); in radv_copy_buffer() local
424 src_va += src_offset; in radv_copy_buffer()
430 si_cp_dma_buffer_copy(cmd_buffer, src_va, dst_va, size); in radv_copy_buffer()
Dradv_query.c1459 uint64_t src_va = va + query * pool->stride + pool->stride - 4; in radv_CmdCopyQueryPoolResults() local
1465 src_va, 0x80000000, 0xffffffff); in radv_CmdCopyQueryPoolResults()
1524 uint64_t src_va = va + query * pool->stride; in radv_CmdCopyQueryPoolResults() local
1529 for (unsigned j = 0; j < 4; j++, src_va += 8) { in radv_CmdCopyQueryPoolResults()
1531 src_va + 4, 0x80000000, in radv_CmdCopyQueryPoolResults()
Dradv_private.h1518 uint64_t src_va, uint64_t dest_va,
/external/mesa3d/src/freedreno/vulkan/
Dtu_clear_blit.c1199 uint64_t src_va = tu_buffer_iova(src_buffer) + info->bufferOffset + layer_size * i; in tu_copy_buffer_to_image() local
1200 if ((src_va & 63) || (pitch & 63)) { in tu_copy_buffer_to_image()
1202 uint32_t x = (src_va & 63) / vk_format_get_blocksize(src_format); in tu_copy_buffer_to_image()
1203 ops->src_buffer(cmd, cs, src_format, src_va & ~63, pitch, in tu_copy_buffer_to_image()
1208 src_va += pitch; in tu_copy_buffer_to_image()
1211 ops->src_buffer(cmd, cs, src_format, src_va, pitch, extent.width, extent.height); in tu_copy_buffer_to_image()
1525 uint64_t src_va, in copy_buffer() argument
1537 uint32_t src_x = (src_va & 63) / block_size; in copy_buffer()
1541 ops->src_buffer(cmd, cs, format, src_va & ~63, 0, src_x + width, 1); in copy_buffer()
1546 src_va += width * block_size; in copy_buffer()