/external/llvm-project/llvm/test/CodeGen/AArch64/ |
D | fast-isel-atomic.ll | 105 ; CHECK-NEXT: stlrh w1, [x0] 115 ; CHECK-NEXT: stlrh w1, {{\[}}[[REG0]]] 186 ; CHECK-NEXT: stlrh w1, [x0] 196 ; CHECK-NEXT: stlrh w1, {{\[}}[[REG0]]]
|
D | arm64_32-atomics.ll | 48 ; CHECK: stlrh wzr, [x0]
|
/external/llvm/test/MC/AArch64/ |
D | arm64-memory.s | 499 stlrh w3, [x6] 504 ; CHECK: stlrh w3, [x6] ; encoding: [0xc3,0xfc,0x9f,0x48]
|
D | basic-a64-instructions.s | 2314 stlrh w28, [x0]
|
/external/llvm-project/llvm/test/MC/AArch64/ |
D | arm64-memory.s | 499 stlrh w3, [x6] 504 ; CHECK: stlrh w3, [x6] ; encoding: [0xc3,0xfc,0x9f,0x48]
|
D | basic-a64-instructions.s | 2297 stlrh w28, [x0]
|
/external/vixl/ |
D | README.md | 126 `stlrh`, `stlr`, `ldarb`, `ldarh`, `ldar`, `clrex`.
|
/external/vixl/test/aarch64/ |
D | test-disasm-aarch64.cc | 1623 COMPARE(stlrh(w26, MemOperand(x27)), "stlrh w26, [x27]"); in TEST() 1624 COMPARE(stlrh(w28, MemOperand(sp)), "stlrh w28, [sp]"); in TEST() 1625 COMPARE(stlrh(x29, MemOperand(x30)), "stlrh w29, [x30]"); in TEST() 1626 COMPARE(stlrh(x0, MemOperand(sp)), "stlrh w0, [sp]"); in TEST()
|
D | test-trace-aarch64.cc | 296 __ stlrh(w22, MemOperand(x0)); in GenerateTestSequenceBase() local 297 __ stlrh(x23, MemOperand(x0)); in GenerateTestSequenceBase() local
|
/external/llvm/test/MC/Disassembler/AArch64/ |
D | arm64-memory.txt | 485 # CHECK: stlrh w3, [x6]
|
D | basic-a64-instructions.txt | 1990 #CHECK: stlrh w25, [x30]
|
/external/llvm-project/llvm/test/MC/Disassembler/AArch64/ |
D | arm64-memory.txt | 485 # CHECK: stlrh w3, [x6]
|
D | basic-a64-instructions.txt | 1977 #CHECK: stlrh w25, [x30]
|
/external/llvm-project/llvm/test/tools/llvm-mca/AArch64/Cortex/ |
D | A55-basic-instructions.s | 884 stlrh w25, [x30] label 2141 # CHECK-NEXT: 1 4 1.00 * U stlrh w25, [x30] 3324 …- - - - - - - - - - - 1.00 stlrh w25, [x30]
|
/external/capstone/suite/MC/AArch64/ |
D | basic-a64-instructions.s.cs | 901 0x1c,0xfc,0x9f,0x48 = stlrh w28, [x0]
|
/external/vixl/test/test-trace-reference/ |
D | log-disasm-colour | 240 0x~~~~~~~~~~~~~~~~ 489ffc16 stlrh w22, [x0] 241 0x~~~~~~~~~~~~~~~~ 489ffc17 stlrh w23, [x0]
|
D | log-disasm | 240 0x~~~~~~~~~~~~~~~~ 489ffc16 stlrh w22, [x0] 241 0x~~~~~~~~~~~~~~~~ 489ffc17 stlrh w23, [x0]
|
D | log-cpufeatures-custom | 240 0x~~~~~~~~~~~~~~~~ 489ffc16 stlrh w22, [x0] 241 0x~~~~~~~~~~~~~~~~ 489ffc17 stlrh w23, [x0]
|
D | log-cpufeatures-colour | 240 0x~~~~~~~~~~~~~~~~ 489ffc16 stlrh w22, [x0] 241 0x~~~~~~~~~~~~~~~~ 489ffc17 stlrh w23, [x0]
|
D | log-cpufeatures | 240 0x~~~~~~~~~~~~~~~~ 489ffc16 stlrh w22, [x0] 241 0x~~~~~~~~~~~~~~~~ 489ffc17 stlrh w23, [x0]
|
D | log-all | 857 0x~~~~~~~~~~~~~~~~ 489ffc16 stlrh w22, [x0] 859 0x~~~~~~~~~~~~~~~~ 489ffc17 stlrh w23, [x0]
|
/external/vixl/src/aarch64/ |
D | assembler-aarch64.h | 1354 void stlrh(const Register& rt, const MemOperand& dst);
|
D | assembler-aarch64.cc | 1547 void Assembler::stlrh(const Register& rt, const MemOperand& dst) { in stlrh() function in vixl::aarch64::Assembler
|
D | macro-assembler-aarch64.h | 2386 stlrh(rt, dst); in Stlrh()
|
/external/vixl/doc/aarch64/ |
D | supported-instructions-aarch64.md | 2551 void stlrh(const Register& rt, const MemOperand& dst)
|