Home
last modified time | relevance | path

Searched refs:subu16 (Results 1 – 25 of 35) sorted by relevance

12

/external/llvm-project/llvm/test/CodeGen/Mips/llvm-ir/
Dsub.ll40 ; MM: subu16 $[[T0:[0-9]+]], $4, $5
43 ; MM: subu16 $2, $[[T1]], $[[T0]]
60 ; MM: subu16 $[[T0:[0-9]+]], $4, $5
78 ; MM: subu16 $[[T0:[0-9]+]], $4, $5
91 ; MM: subu16 $2, $4, $5
107 ; MM32: subu16 $3, $4, $6
108 ; MM32: subu16 $2, $3, $[[T0]]
109 ; MM32: subu16 $3, $5, $7
150 ; MMR3: subu16 $[[T8:[0-9]+]], $5, $[[T7]]
151 ; MMR3: subu16 $[[T9:[0-9]+]], $[[T8]], $[[T6]]
[all …]
Dadd.ll52 ; MMR6: subu16 $[[T0]], $[[T1]], $[[T0]]
382 ; MMR6: subu16 $2, $[[T1]], $[[T0]]
Dmul.ll63 ; MM32: subu16 $2, $[[T1]], $[[T0]]
Dashr.ll783 ; MMR3-NEXT: subu16 $7, $2, $16
859 ; MMR6-NEXT: subu16 $7, $2, $3
Dlshr.ll783 ; MMR3-NEXT: subu16 $7, $2, $16
888 ; MMR6-NEXT: subu16 $2, $17, $3
Dshl.ll858 ; MMR3-NEXT: subu16 $6, $2, $16
952 ; MMR6-NEXT: subu16 $17, $17, $3
/external/llvm/test/CodeGen/Mips/llvm-ir/
Dsub.ll42 ; MM: subu16 $[[T0:[0-9]+]], $4, $5
61 ; MM: subu16 $[[T0:[0-9]+]], $4, $5
79 ; MM: subu16 $[[T0:[0-9]+]], $4, $5
92 ; MM: subu16 $2, $4, $5
/external/llvm-project/llvm/test/MC/Mips/
Dmicromips-16-bit-instructions.s13 # CHECK-EL: subu16 $5, $16, $3 # encoding: [0xb1,0x06]
68 # CHECK-EB: subu16 $5, $16, $3 # encoding: [0x06,0xb1]
121 subu16 $5, $16, $3
Dmicromips-invalid.s9 subu16 $5, $16, $9 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: invalid operand for instruction
/external/llvm/test/MC/Mips/
Dmicromips-16-bit-instructions.s13 # CHECK-EL: subu16 $5, $16, $3 # encoding: [0xb1,0x06]
68 # CHECK-EB: subu16 $5, $16, $3 # encoding: [0x06,0xb1]
121 subu16 $5, $16, $3
Dmicromips-invalid.s9 subu16 $5, $16, $9 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: invalid operand for instruction
/external/llvm/test/CodeGen/Mips/
Dmicromips-subu16.ll18 ; CHECK: subu16
Drotate.ll11 ; MM32: subu16 $2, $2, $5
/external/llvm-project/llvm/test/CodeGen/Mips/
Dmicromips-subu16.ll18 ; CHECK: subu16
Drotate.ll11 ; MM32: subu16 $2, $2, $5
/external/llvm-project/lld/test/ELF/
Dmips-micro-jal.s61 # R2-NEXT: subu16 $2, $2, $3
77 # R6-NEXT: subu16 $2, $2, $3
/external/llvm-project/llvm/test/MC/Mips/micromips/
Dvalid.s20 subu16 $5, $16, $3 # CHECK: subu16 $5, $16, $3 # encoding: [0x06,0xb1] label
/external/llvm/test/MC/Mips/micromips64r6/
Dvalid.s149 subu16 $5, $16, $3 # CHECK: subu16 $5, $16, $3 # encoding: [0x04,0x3b]
/external/llvm/test/MC/Disassembler/Mips/micromips32r3/
Dvalid-el.txt12 0xb1 0x06 # CHECK: subu16 $5, $16, $3
Dvalid.txt12 0x06 0xb1 # CHECK: subu16 $5, $16, $3
/external/llvm/test/MC/Mips/micromips32r6/
Dvalid.s271 subu16 $5, $16, $3 # CHECK: subu16 $5, $16, $3 # encoding: [0x04,0x3b]
/external/llvm-project/llvm/test/MC/Mips/micromips32r6/
Dvalid.s318 subu16 $5, $16, $3 # CHECK: subu16 $5, $16, $3 # encoding: [0x04,0x3b]
/external/llvm-project/llvm/test/MC/Disassembler/Mips/micromips32r3/
Dvalid-el.txt12 0xb1 0x06 # CHECK: subu16 $5, $16, $3
Dvalid.txt12 0x06 0xb1 # CHECK: subu16 $5, $16, $3
/external/llvm/test/MC/Disassembler/Mips/micromips64r6/
Dvalid.txt158 0x04 0x3b # CHECK: subu16 $5, $16, $3

12