Home
last modified time | relevance | path

Searched refs:t32 (Results 1 – 25 of 68) sorted by relevance

123

/external/libvpx/libvpx/vpx_dsp/arm/
Didct_neon.h86 static INLINE void dct_const_round_shift_low_8_dual(const int32x4_t *const t32, in dct_const_round_shift_low_8_dual() argument
89 *d0 = dct_const_round_shift_low_8(t32 + 0); in dct_const_round_shift_low_8_dual()
90 *d1 = dct_const_round_shift_low_8(t32 + 2); in dct_const_round_shift_low_8_dual()
324 int32x4_t t32[2]; in idct8x8_12_pass1_bd8() local
350 t32[1] = vmull_lane_s16(step2[6], cospis0, 2); in idct8x8_12_pass1_bd8()
351 t32[0] = vmlsl_lane_s16(t32[1], step2[5], cospis0, 2); in idct8x8_12_pass1_bd8()
352 t32[1] = vmlal_lane_s16(t32[1], step2[5], cospis0, 2); in idct8x8_12_pass1_bd8()
353 step1[5] = vrshrn_n_s32(t32[0], DCT_CONST_BITS); in idct8x8_12_pass1_bd8()
354 step1[6] = vrshrn_n_s32(t32[1], DCT_CONST_BITS); in idct8x8_12_pass1_bd8()
374 int32x4_t t32[8]; in idct8x8_12_pass2_bd8() local
[all …]
Dhighbd_idct8x8_add_neon.c135 int32x2_t t32[8]; in idct8x8_12_half1d_bd12() local
157 t32[0] = vrshrn_n_s64(t64[0], DCT_CONST_BITS); in idct8x8_12_half1d_bd12()
158 t32[1] = vrshrn_n_s64(t64[1], DCT_CONST_BITS); in idct8x8_12_half1d_bd12()
159 t32[2] = vrshrn_n_s64(t64[2], DCT_CONST_BITS); in idct8x8_12_half1d_bd12()
160 t32[3] = vrshrn_n_s64(t64[3], DCT_CONST_BITS); in idct8x8_12_half1d_bd12()
161 t32[4] = vrshrn_n_s64(t64[4], DCT_CONST_BITS); in idct8x8_12_half1d_bd12()
162 t32[5] = vrshrn_n_s64(t64[5], DCT_CONST_BITS); in idct8x8_12_half1d_bd12()
163 t32[6] = vrshrn_n_s64(t64[6], DCT_CONST_BITS); in idct8x8_12_half1d_bd12()
164 t32[7] = vrshrn_n_s64(t64[7], DCT_CONST_BITS); in idct8x8_12_half1d_bd12()
165 step1[4] = vcombine_s32(t32[0], t32[1]); in idct8x8_12_half1d_bd12()
[all …]
Dhighbd_idct_neon.h244 int32x2_t t32[8]; in idct8x8_64_half1d_bd12() local
282 t32[0] = vrshrn_n_s64(t64[0], DCT_CONST_BITS); in idct8x8_64_half1d_bd12()
283 t32[1] = vrshrn_n_s64(t64[1], DCT_CONST_BITS); in idct8x8_64_half1d_bd12()
284 t32[2] = vrshrn_n_s64(t64[2], DCT_CONST_BITS); in idct8x8_64_half1d_bd12()
285 t32[3] = vrshrn_n_s64(t64[3], DCT_CONST_BITS); in idct8x8_64_half1d_bd12()
286 t32[4] = vrshrn_n_s64(t64[4], DCT_CONST_BITS); in idct8x8_64_half1d_bd12()
287 t32[5] = vrshrn_n_s64(t64[5], DCT_CONST_BITS); in idct8x8_64_half1d_bd12()
288 t32[6] = vrshrn_n_s64(t64[6], DCT_CONST_BITS); in idct8x8_64_half1d_bd12()
289 t32[7] = vrshrn_n_s64(t64[7], DCT_CONST_BITS); in idct8x8_64_half1d_bd12()
290 step1[4] = vcombine_s32(t32[0], t32[1]); in idct8x8_64_half1d_bd12()
[all …]
Didct16x16_add_neon.c18 static INLINE void wrap_low_4x2(const int32x4_t *const t32, int16x4_t *const d0, in wrap_low_4x2() argument
20 *d0 = vrshrn_n_s32(t32[0], DCT_CONST_BITS); in wrap_low_4x2()
21 *d1 = vrshrn_n_s32(t32[1], DCT_CONST_BITS); in wrap_low_4x2()
27 int32x4_t *const t32) { in idct_cospi_8_24_d_kernel() argument
28 t32[0] = vmull_lane_s16(s0, cospi_0_8_16_24, 3); in idct_cospi_8_24_d_kernel()
29 t32[1] = vmull_lane_s16(s1, cospi_0_8_16_24, 3); in idct_cospi_8_24_d_kernel()
30 t32[0] = vmlsl_lane_s16(t32[0], s1, cospi_0_8_16_24, 1); in idct_cospi_8_24_d_kernel()
31 t32[1] = vmlal_lane_s16(t32[1], s0, cospi_0_8_16_24, 1); in idct_cospi_8_24_d_kernel()
37 int32x4_t t32[2]; in idct_cospi_8_24_d() local
39 idct_cospi_8_24_d_kernel(s0, s1, cospi_0_8_16_24, t32); in idct_cospi_8_24_d()
[all …]
/external/llvm-project/llvm/test/tools/llvm-readobj/ELF/
Dsections.test6 # RUN: yaml2obj -DBITS=32 %s -o %t32
7 # RUN: llvm-readobj --sections %t32 | FileCheck %s --check-prefixes=ELF,ELF32
18 # RUN: llvm-readobj --sections %t32 > %t32.llvm.sections
19 # RUN: llvm-readobj -S %t32 > %t32.llvm.upper.s
20 # RUN: cmp %t32.llvm.sections %t32.llvm.upper.s
21 # RUN: llvm-readobj -s %t32 > %t32.llvm.lower.s
22 # RUN: cmp %t32.llvm.sections %t32.llvm.lower.s
23 # RUN: llvm-readobj --section-headers %t32 > %t32.llvm.section-headers
24 # RUN: cmp %t32.llvm.sections %t32.llvm.section-headers
Drelocations.test293 # RUN: yaml2obj %s --docnum=2 -o %t32
294 # RUN: llvm-readobj -r %t32 \
296 # RUN: llvm-readobj --relocs %t32 \
298 # RUN: llvm-readobj --relocations %t32 \
316 # RUN: llvm-readelf -r %t32 \
318 # RUN: llvm-readelf --relocs %t32 \
320 # RUN: llvm-readelf --relocations %t32 \
339 # RUN: llvm-readobj -r --expand-relocs %t32 \
341 # RUN: llvm-readelf -r --expand-relocs %t32 \
/external/llvm-project/llvm/test/Transforms/Inline/
Dcallbr.ll7 %2 = call i32 @t32(i32 0)
11 define internal i32 @t32(i32) #0 {
16 …r,X,X,~{dirflag},~{fpsr},~{flags}"(i32 %4, i8* blockaddress(@t32, %7), i8* blockaddress(@t32, %6))…
36 ; Check that @t32 no longer exists after inlining, as it has now been inlined
39 ; CHECK-NOT: @t32
45 ; CHECK-NEXT: br label %t32.exit
48 ; CHECK-NEXT: br label %t32.exit
51 ; CHECK-NEXT: br label %t32.exit
52 ; CHECK: t32.exit:
/external/llvm-project/lld/test/wasm/lto/
Dthinlto.ll6 ; RUN: rm -f %t31.lto.o %t32.lto.o
9 ; RUN: llvm-nm %t32.lto.o | FileCheck %s --check-prefix=NM2
12 ; RUN: rm -f %t31.lto.o %t32.lto.o
15 ; RUN: llvm-nm %t32.lto.o | FileCheck %s --check-prefix=NM2
18 ; RUN: rm -f %t31.lto.o %t32.lto.o
21 ; RUN: llvm-nm %t32.lto.o | FileCheck %s --check-prefix=NM2
24 ; RUN: rm -f %t31.lto.o %t32.lto.o
27 ; RUN: llvm-nm %t32.lto.o | FileCheck %s --check-prefix=NM2
30 ; RUN: rm -f %t31.lto.o %t32.lto.o
33 ; RUN: llvm-nm %t32.lto.o | FileCheck %s --check-prefix=NM2
[all …]
/external/llvm-project/lld/test/ELF/lto/
Dthinlto.ll8 ; RUN: rm -f %t31.lto.o %t32.lto.o
11 ; RUN: llvm-nm %t32.lto.o | FileCheck %s --check-prefix=NM2
14 ; RUN: rm -f %t31.lto.o %t32.lto.o
17 ; RUN: llvm-nm %t32.lto.o | FileCheck %s --check-prefix=NM2
20 ; RUN: rm -f %t31.lto.o %t32.lto.o
23 ; RUN: llvm-nm %t32.lto.o | FileCheck %s --check-prefix=NM2
26 ; RUN: rm -f %t31.lto.o %t32.lto.o
29 ; RUN: llvm-nm %t32.lto.o | FileCheck %s --check-prefix=NM2
32 ; RUN: rm -f %t31.lto.o %t32.lto.o
35 ; RUN: llvm-nm %t32.lto.o | FileCheck %s --check-prefix=NM2
[all …]
/external/llvm-project/llvm/test/tools/llvm-lipo/
Dthin-executable-universal-binary.test6 # RUN: llvm-lipo %t-universal.o -thin i386 -output %t32.o
7 # RUN: test ! -x %t32.o
10 # RUN: llvm-lipo %t-universal.o -thin i386 -output %t32-ex.o
11 # RUN: test -x %t32-ex.o
Dthin-universal-binary.test10 # RUN: llvm-lipo %t-universal.o -thin i386 -output %t32.o
12 # RUN: cmp %t32.o %t-basic32.o
/external/llvm-project/llvm/test/CodeGen/WebAssembly/
Dsimd-scalar-to-vector.ll9 ; t32: i32,ch = load<(load 4 from `<2 x i16>* undef`, align 1)> t0, undef:i32, undef:i32
10 ; t33: v4i32 = scalar_to_vector t32
13 ; t52: ch = store<(store 2 into `<4 x i16>* undef`, align 1), trunc to i16> t32:1, t51, undef:i32…
15 ; t53: ch = store<(store 2 into `<4 x i16>* undef` + 2, align 1), trunc to i16> t32:1, t50, und…
17 ; t55: ch = store<(store 2 into `<4 x i16>* undef` + 4, align 1), trunc to i16> t32:1, t49, und…
19 ; t57: ch = store<(store 2 into `<4 x i16>* undef` + 6, align 1), trunc to i16> t32:1, t48, und…
/external/llvm-project/llvm/test/DebugInfo/PowerPC/
Deh-frame.ll1 ; RUN: llc -filetype=obj -mtriple=powerpc %s -o %t32.o
2 ; RUN: llvm-readobj -r %t32.o | FileCheck %s --check-prefix=PPC_REL
3 ; RUN: llvm-dwarfdump --eh-frame %t32.o 2>&1 | FileCheck %s --check-prefix=PPC
/external/llvm-project/lld/test/wasm/
Ddata-layout.ll2 ; RUN: llc -mtriple=wasm32-unknown-unknown -filetype=obj %s -o %t32.o
3 …xport=__data_end --export=__heap_base --allow-undefined --no-entry -o %t32.wasm %t32.o %t.hello32.o
4 ; RUN: obj2yaml %t32.wasm | FileCheck --check-prefixes CHECK,CHK32 %s
66 ; RUN: --initial-memory=131072 --max-memory=131072 -o %t_max.wasm %t32.o \
78 ; RUN: --max-memory=131072 -o %t_max.wasm %t32.o %t.hello32.o
87 ; RUN: wasm-ld --relocatable -o %t_reloc.wasm %t32.o %t.hello32.o
/external/llvm-project/lld/test/ELF/
Dlazy-arch-conflict.s4 # RUN: echo '.globl foo; foo:' | llvm-mc -filetype=obj -triple=i686-pc-linux - -o %t32.o
5 # RUN: not ld.lld %t64.o --start-lib %t32.o --end-lib -o /dev/null 2>&1 | FileCheck %s
/external/llvm-project/llvm/test/Transforms/InstCombine/AMDGPU/
Damdgcn-intrinsics-gfx8.ll37 %t32 = fpext half %t to float
38 …%res = call <4 x float> @llvm.amdgcn.image.sample.2d.v4f32.f32(i32 15, float %s32, float %t32, <8 …
53 %t32 = fpext half %t to float
55 …%res = call <4 x float> @llvm.amdgcn.image.sample.3d.v4f32.f32(i32 15, float %s32, float %t32, flo…
71 %t32 = fpext half %t to float
73 …%res = call <4 x float> @llvm.amdgcn.image.sample.cube.v4f32.f32(i32 15, float %s32, float %t32, f…
103 %t32 = fpext half %t to float
105 …at> @llvm.amdgcn.image.sample.2darray.v4f32.f32(i32 15, float %s32, float %t32, float %slice32, <8…
/external/webrtc/modules/audio_coding/codecs/ilbc/
Dcb_search.c69 int32_t t32, tmpW32; in WebRtcIlbcfix_CbSearch() local
390 t32 = temp1 * *gainPtr; in WebRtcIlbcfix_CbSearch()
391 t32 = t32 - targetEner; in WebRtcIlbcfix_CbSearch()
392 if (t32 < 0) { in WebRtcIlbcfix_CbSearch()
/external/llvm-project/llvm/test/Transforms/Reassociate/
D2012-05-08-UndefLeak.ll44 %t32 = add i64 %t31, %t14
45 %t33 = add i64 %t32, %t15
79 %t67 = add i64 %t66, %t32
/external/llvm/test/Transforms/Reassociate/
D2012-05-08-UndefLeak.ll44 %t32 = add i64 %t31, %t14
45 %t33 = add i64 %t32, %t15
79 %t67 = add i64 %t66, %t32
/external/dng_sdk/source/
Ddng_resample.cpp229 real64 t32 = 0.0; in Initialize() local
240 t32 += w32 [j]; in Initialize()
246 real32 s32 = (real32) (1.0 / t32); in Initialize()
389 real64 t32 = 0.0; in Initialize() local
425 t32 += w32 [index]; in Initialize()
435 const real32 s32 = (real32) (1.0 / t32); in Initialize()
/external/llvm-project/llvm/test/CodeGen/NVPTX/
Dvector-loads.ll92 %t32 = load i8, i8* %t31, align 1
93 %t33 = icmp ult i8 %t28, %t32
94 %t34 = select i1 %t33, i8 %t32, i8 %t28
/external/llvm-project/llvm/test/Transforms/SLPVectorizer/X86/
Dreorder_repeated_ops.ll79 %t32 = select i1 %t31, i32 undef, i32 %t30
80 %t33 = icmp sgt i32 %t32, %t29
81 %t34 = select i1 %t33, i32 %t29, i32 %t32
/external/vixl/
DSConstruct144 return 't32' in env['target']
217 result = sorted(result, key=lambda x: x == 't32', reverse=True)
250 ['aarch32', 'a32', 't32', 'aarch64', 'a64'],
251 {'aarch32' : ['a32', 't32'],
252 'a32' : ['a32'], 't32' : ['t32'],
310 env['target'] = SortListVariable(['a32', 't32'])
312 env['target'] = SortListVariable(['a64', 'a32', 't32'])
327 if 't32' in env['target']: env['CCFLAGS'] += ['-DVIXL_INCLUDE_TARGET_T32']
/external/llvm/test/CodeGen/X86/
Dbswap-inline-asm.ll62 ; CHECK-LABEL: t32:
64 define i32 @t32(i32 %x) nounwind {
/external/llvm-project/llvm/test/CodeGen/X86/
Dbswap-inline-asm.ll62 ; CHECK-LABEL: t32:
64 define i32 @t32(i32 %x) nounwind {

123