Searched refs:tcs_offchip_layout (Results 1 – 4 of 4) sorted by relevance
/external/mesa3d/src/gallium/drivers/radeonsi/ |
D | si_shader_llvm_tess.c | 148 return si_unpack_param(ctx, ctx->tcs_offchip_layout, 6, 6); in get_num_tcs_out_vertices() 222 num_patches = si_unpack_param(ctx, ctx->tcs_offchip_layout, 0, 6); in get_tcs_tes_buffer_address() 238 LLVMValueRef patch_data_offset = si_unpack_param(ctx, ctx->tcs_offchip_layout, 12, 20); in get_tcs_tes_buffer_address() 874 si_insert_input_ret(ctx, ret, ctx->tcs_offchip_layout, 8 + GFX9_SGPR_TCS_OFFCHIP_LAYOUT); in si_llvm_emit_tcs_epilogue() 881 ret = si_insert_input_ret(ctx, ret, ctx->tcs_offchip_layout, GFX6_SGPR_TCS_OFFCHIP_LAYOUT); in si_llvm_emit_tcs_epilogue() 934 ret = si_insert_input_ret(ctx, ret, ctx->tcs_offchip_layout, 8 + GFX9_SGPR_TCS_OFFCHIP_LAYOUT); in si_set_ls_return_value_for_tcs() 1023 ac_add_arg(&ctx->args, AC_ARG_SGPR, 1, AC_ARG_INT, &ctx->tcs_offchip_layout); in si_llvm_build_tcs_epilog() 1031 ac_add_arg(&ctx->args, AC_ARG_SGPR, 1, AC_ARG_INT, &ctx->tcs_offchip_layout); in si_llvm_build_tcs_epilog()
|
D | si_shader_internal.h | 127 struct ac_arg tcs_offchip_layout; member
|
D | si_shader.c | 429 ac_add_arg(&ctx->args, AC_ARG_SGPR, 1, AC_ARG_INT, &ctx->tcs_offchip_layout); in si_create_function() 464 ac_add_arg(&ctx->args, AC_ARG_SGPR, 1, AC_ARG_INT, &ctx->tcs_offchip_layout); in si_create_function() 526 ac_add_arg(&ctx->args, AC_ARG_SGPR, 1, AC_ARG_INT, &ctx->tcs_offchip_layout); in si_create_function() 585 ac_add_arg(&ctx->args, AC_ARG_SGPR, 1, AC_ARG_INT, &ctx->tcs_offchip_layout); in si_create_function()
|
D | gfx10_shader_ngg.c | 1142 ret = si_insert_input_ptr(ctx, ret, ctx->tcs_offchip_layout, 8 + SI_SGPR_TES_OFFCHIP_LAYOUT); in gfx10_emit_ngg_culling_epilogue()
|