Home
last modified time | relevance | path

Searched refs:tile0 (Results 1 – 7 of 7) sorted by relevance

/external/mesa3d/src/freedreno/vulkan/
Dtu_util.c95 fb->tile0 = (VkExtent2D) { in tu_tiling_config_update_tile_layout()
104 fb->tile0.width = util_align_npot(DIV_ROUND_UP(fb->width, 2), tile_align_w); in tu_tiling_config_update_tile_layout()
105 fb->tile0.height = align(DIV_ROUND_UP(fb->height, 2), tile_align_h); in tu_tiling_config_update_tile_layout()
109 while (fb->tile0.width > max_tile_width) { in tu_tiling_config_update_tile_layout()
111 fb->tile0.width = in tu_tiling_config_update_tile_layout()
122 while (fb->tile0.width * fb->tile0.height > pass->gmem_pixels) { in tu_tiling_config_update_tile_layout()
123 if (fb->tile0.width > MAX2(tile_align_w, fb->tile0.height)) { in tu_tiling_config_update_tile_layout()
125 fb->tile0.width = in tu_tiling_config_update_tile_layout()
129 assert(fb->tile0.height > tile_align_h); in tu_tiling_config_update_tile_layout()
131 fb->tile0.height = in tu_tiling_config_update_tile_layout()
Dtu_cmd_buffer.c575 const uint32_t x1 = fb->tile0.width * tx; in tu6_emit_tile_select()
576 const uint32_t y1 = fb->tile0.height * ty; in tu6_emit_tile_select()
577 const uint32_t x2 = x1 + fb->tile0.width - 1; in tu6_emit_tile_select()
578 const uint32_t y2 = y1 + fb->tile0.height - 1; in tu6_emit_tile_select()
862 A6XX_VSC_BIN_SIZE(.width = fb->tile0.width, in update_vsc_pipe()
863 .height = fb->tile0.height)); in update_vsc_pipe()
1072 A6XX_TEX_CONST_2_PITCH(cmd->state.framebuffer->tile0.width * cpp); in tu_emit_input_attachments()
1209 tu6_emit_bin_size(cs, fb->tile0.width, fb->tile0.height, in tu6_tile_render_begin()
1219 tu6_emit_bin_size(cs, fb->tile0.width, fb->tile0.height, in tu6_tile_render_begin()
1235 tu6_emit_bin_size(cs, fb->tile0.width, fb->tile0.height, 0x6000000); in tu6_tile_render_begin()
Dtu_private.h1413 VkExtent2D tile0; member
Dtu_clear_blit.c2393 A6XX_SP_PS_2D_SRC_PITCH(.pitch = cmd->state.framebuffer->tile0.width * cpp)); in store_cp_blit()
/external/llvm-project/llvm/test/CodeGen/X86/AMX/
Damx-int8-intrinsics.ll21 declare void @llvm.x86.tdpbssd(i8 %tile0, i8 %tile1, i8 %tile2)
22 declare void @llvm.x86.tdpbsud(i8 %tile0, i8 %tile1, i8 %tile2)
23 declare void @llvm.x86.tdpbusd(i8 %tile0, i8 %tile1, i8 %tile2)
24 declare void @llvm.x86.tdpbuud(i8 %tile0, i8 %tile1, i8 %tile2)
Damx-bf16-intrinsics.ll13 declare void @llvm.x86.tdpbf16ps(i8 %tile0, i8 %tile1, i8 %tile2)
/external/tensorflow/tensorflow/compiler/xla/service/gpu/tests/
Dcopy.hlo85 …= getelementptr [32 x [33 x float]], [32 x [33 x float]] addrspace(3)* @b.tile0, i32 0, i32 %[[VAL…
89 …= getelementptr [32 x [33 x float]], [32 x [33 x float]] addrspace(3)* @b.tile0, i64 0, i32 %[[VAL…