Home
last modified time | relevance | path

Searched refs:uqincb (Results 1 – 12 of 12) sorted by relevance

/external/llvm-project/llvm/test/MC/AArch64/SVE/
Duqincb.s14 uqincb x0 label
20 uqincb x0, all label
26 uqincb x0, all, mul #1 label
32 uqincb x0, all, mul #16 label
43 uqincb w0 label
49 uqincb w0, all label
55 uqincb w0, all, mul #1 label
61 uqincb w0, all, mul #16 label
67 uqincb w0, pow2 label
73 uqincb w0, pow2, mul #16 label
[all …]
Duqincb-diagnostics.s6 uqincb wsp label
11 uqincb sp label
16 uqincb z0.b label
25 uqincb x0, w0 label
30 uqincb w0, w0 label
35 uqincb x0, x0 label
44 uqincb x0, all, mul #-1 label
49 uqincb x0, all, mul #0 label
54 uqincb x0, all, mul #17 label
63 uqincb x0, vl512 label
[all …]
/external/llvm-project/llvm/test/CodeGen/AArch64/
Dsve-intrinsics-uqinc.ll90 ; CHECK: uqincb w0, vl3, mul #4
92 %out = call i32 @llvm.aarch64.sve.uqincb.n32(i32 %a, i32 3, i32 4)
98 ; CHECK: uqincb x0, vl4, mul #5
100 %out = call i64 @llvm.aarch64.sve.uqincb.n64(i64 %a, i32 4, i32 5)
238 declare i32 @llvm.aarch64.sve.uqincb.n32(i32, i32, i32)
239 declare i64 @llvm.aarch64.sve.uqincb.n64(i64, i32, i32)
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64SVEInstrInfo.td859 defm UQINCB_WPiI : sve_int_pred_pattern_b_u32<0b00001, "uqincb", int_aarch64_sve_uqincb_n32>;
863 defm UQINCB_XPiI : sve_int_pred_pattern_b_x64<0b00101, "uqincb", int_aarch64_sve_uqincb_n64>;
/external/llvm-project/llvm/lib/Target/AArch64/
DAArch64SVEInstrInfo.td1305 defm UQINCB_WPiI : sve_int_pred_pattern_b_u32<0b00001, "uqincb", int_aarch64_sve_uqincb_n32>;
1309 defm UQINCB_XPiI : sve_int_pred_pattern_b_x64<0b00101, "uqincb", int_aarch64_sve_uqincb_n64>;
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/
DAArch64GenAsmMatcher.inc12608 "decw\006uqincb\006uqincd\006uqinch\006uqincp\006uqincw\006uqrshl\007uqr"
19616 …{ 6558 /* uqincb */, AArch64::UQINCB_WPiI, Convert__Reg1_0__Tie0_1_1__imm_95_31__imm_95_1, AMFBS_H…
19617 …{ 6558 /* uqincb */, AArch64::UQINCB_XPiI, Convert__Reg1_0__Tie0_1_1__imm_95_31__imm_95_1, AMFBS_H…
19618 …{ 6558 /* uqincb */, AArch64::UQINCB_WPiI, Convert__Reg1_0__Tie0_1_1__SVEPattern1_1__imm_95_1, AMF…
19619 …{ 6558 /* uqincb */, AArch64::UQINCB_XPiI, Convert__Reg1_0__Tie0_1_1__SVEPattern1_1__imm_95_1, AMF…
19620 …{ 6558 /* uqincb */, AArch64::UQINCB_WPiI, Convert__Reg1_0__Tie0_1_1__SVEPattern1_1__Imm1_161_3, A…
19621 …{ 6558 /* uqincb */, AArch64::UQINCB_XPiI, Convert__Reg1_0__Tie0_1_1__SVEPattern1_1__Imm1_161_3, A…
26989 …{ 6558 /* uqincb */, AArch64::UQINCB_WPiI, Convert__Reg1_0__Tie0_1_1__imm_95_31__imm_95_1, AMFBS_H…
26990 …{ 6558 /* uqincb */, AArch64::UQINCB_XPiI, Convert__Reg1_0__Tie0_1_1__imm_95_31__imm_95_1, AMFBS_H…
26991 …{ 6558 /* uqincb */, AArch64::UQINCB_WPiI, Convert__Reg1_0__Tie0_1_1__SVEPattern1_1__imm_95_1, AMF…
[all …]
DAArch64GenAsmWriter.inc22825 /* 13600 */ "uqincb $\x01\0"
22826 /* 13610 */ "uqincb $\x01, $\xFF\x03\x0E\0"
DAArch64GenAsmWriter1.inc23546 /* 13578 */ "uqincb $\x01\0"
23547 /* 13588 */ "uqincb $\x01, $\xFF\x03\x0E\0"
/external/vixl/src/aarch64/
Dassembler-aarch64.h5712 void uqincb(const Register& rdn, int pattern = SVE_ALL, int multiplier = 1);
Dassembler-sve-aarch64.cc483 V(uqincb, (rdn.IsX() ? UQINCB_r_rs_x : UQINCB_r_rs_uw)) \
Dmacro-assembler-aarch64.h6184 uqincb(rdn, pattern, multiplier);
/external/swiftshader/third_party/llvm-10.0/configs/common/include/llvm/IR/
DIntrinsicImpl.inc815 "llvm.aarch64.sve.uqincb.n32",
816 "llvm.aarch64.sve.uqincb.n64",
10948 47, // llvm.aarch64.sve.uqincb.n32
10949 47, // llvm.aarch64.sve.uqincb.n64