| /external/llvm-project/llvm/test/CodeGen/ARM/ |
| D | acle-intrinsics.ll | 319 define i32 @uqsub16(i32 %a, i32 %b) nounwind {
320 ; CHECK-LABEL: uqsub16
321 ; CHECK: uqsub16 r0, r0, r1
322 %tmp = call i32 @llvm.arm.uqsub16(i32 %a, i32 %b)
468 declare i32 @llvm.arm.uqsub16(i32, i32) nounwind
|
| /external/vixl/test/aarch32/ |
| D | test-assembler-cond-rd-rn-rm-t32.cc | 89 M(uqsub16) \
|
| D | test-assembler-cond-rd-rn-rm-a32.cc | 90 M(uqsub16) \
|
| /external/llvm-project/llvm/test/tools/llvm-mca/ARM/ |
| D | m7-int.s | 405 uqsub16 r0, r1, r2 label
833 # CHECK-NEXT: 1 2 1.00 uqsub16 r0, r1, r2
1273 …0 - - - - 1.00 - - - - - - uqsub16 r0, r1, r2
|
| D | m4-int.s | 418 uqsub16 r0, r1, r2 label
857 # CHECK-NEXT: 1 1 1.00 uqsub16 r0, r1, r2
1295 # CHECK-NEXT: 1.00 uqsub16 r0, r1, r2
|
| D | cortex-a57-basic-instructions.s | 808 uqsub16 r1, r5, r3
1678 # CHECK-NEXT: 1 2 1.00 uqsub16 r1, r5, r3
2555 # CHECK-NEXT: - - - - 1.00 - - - uqsub16 r1, r5, r3
|
| D | cortex-a57-thumb.s | 833 uqsub16 r1, r9, r7
1740 # CHECK-NEXT: 1 2 1.00 uqsub16 r1, r9, r7
2654 # CHECK-NEXT: - - - - 1.00 - - - uqsub16 r1, r9, r7
|
| /external/capstone/suite/MC/ARM/ |
| D | basic-thumb2-instructions.s.cs | 1130 0xd9,0xfa,0x57,0xf1 = uqsub16 r1, r9, r7
|
| D | basic-arm-instructions.s.cs | 935 0x73,0x1f,0x65,0xe6 = uqsub16 r1, r5, r3
|
| /external/vixl/src/aarch32/ |
| D | assembler-aarch32.h | 3704 void uqsub16(Condition cond, Register rd, Register rn, Register rm);
3705 void uqsub16(Register rd, Register rn, Register rm) { in uqsub16() function
3706 uqsub16(al, rd, rn, rm); in uqsub16()
|
| D | disasm-aarch32.h | 1408 void uqsub16(Condition cond, Register rd, Register rn, Register rm);
|
| /external/llvm-project/llvm/test/MC/ARM/ |
| D | basic-arm-instructions.s | 3390 uqsub16 r1, r5, r3
3395 @ CHECK: uqsub16 r1, r5, r3 @ encoding: [0x73,0x1f,0x65,0xe6]
|
| D | basic-thumb2-instructions.s | 3745 uqsub16 r1, r9, r7
3751 @ CHECK: uqsub16 r1, r9, r7 @ encoding: [0xd9,0xfa,0x57,0xf1]
|
| /external/llvm/test/MC/ARM/ |
| D | basic-arm-instructions.s | 3360 uqsub16 r1, r5, r3
3365 @ CHECK: uqsub16 r1, r5, r3 @ encoding: [0x73,0x1f,0x65,0xe6]
|
| D | basic-thumb2-instructions.s | 3486 uqsub16 r1, r9, r7
3492 @ CHECK: uqsub16 r1, r9, r7 @ encoding: [0xd9,0xfa,0x57,0xf1]
|
| /external/llvm-project/llvm/test/MC/Disassembler/ARM/ |
| D | basic-arm-instructions.txt | 2353 # CHECK: uqsub16 r1, r5, r3
|
| D | thumb2.txt | 2487 # CHECK: uqsub16 r1, r9, r7
|
| /external/llvm/test/MC/Disassembler/ARM/ |
| D | thumb2.txt | 2487 # CHECK: uqsub16 r1, r9, r7
|
| D | basic-arm-instructions.txt | 2353 # CHECK: uqsub16 r1, r5, r3
|
| /external/capstone/arch/AArch64/ |
| D | ARMMappingInsnOp.inc | 1189 { /* ARM_UQSUB16, ARM_INS_UQSUB16: uqsub16${p} $rd, $rn, $rm */
6370 { /* ARM_t2UQSUB16, ARM_INS_UQSUB16: uqsub16${p} $rd, $rn, $rm */
|
| /external/capstone/arch/ARM/ |
| D | ARMMappingInsnOp.inc | 1189 { /* ARM_UQSUB16, ARM_INS_UQSUB16: uqsub16${p} $rd, $rn, $rm */
6370 { /* ARM_t2UQSUB16, ARM_INS_UQSUB16: uqsub16${p} $rd, $rn, $rm */
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMInstrThumb2.td | 2155 def t2UQSUB16 : T2I_pam<0b101, 0b0101, "uqsub16">;
|
| D | ARMInstrInfo.td | 3584 def UQSUB16 : AAI<0b01100110, 0b11110111, "uqsub16">;
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMInstrThumb2.td | 2429 def t2UQSUB16 : T2I_pam_intrinsics<0b101, 0b0101, "uqsub16", int_arm_uqsub16>;
|
| /external/llvm-project/llvm/lib/Target/ARM/ |
| D | ARMInstrThumb2.td | 2478 def t2UQSUB16 : T2I_pam_intrinsics<0b101, 0b0101, "uqsub16", int_arm_uqsub16>;
|