/external/llvm-project/llvm/test/CodeGen/ARM/ |
D | usat.ll | 21 ; V6: usat r0, #23, r0 22 ; V6T2: usat r0, #23, r0 23 ; V4T-NOT: usat 36 ; V6: usat r0, #11, r0 37 ; V6T2: usat r0, #11, r0 38 ; V4T-NOT: usat 51 ; V6: usat r0, #5, r0 52 ; V6T2: usat r0, #5, r0 53 ; V4T-NOT: usat 70 ; V6: usat r0, #23, r0 [all …]
|
D | usat-with-shift.ll | 8 ; CHECK-NEXT: usat r0, #7, r0, lsl #2 12 %0 = tail call i32 @llvm.arm.usat(i32 %shl, i32 7) 19 ; CHECK-NEXT: usat r0, #7, r0, asr #2 23 %0 = tail call i32 @llvm.arm.usat(i32 %shr, i32 7) 30 ; CHECK-NEXT: usat r0, #15, r0, lsl #15 44 ; CHECK-NEXT: usat r0, #15, r0, asr #15 55 declare i32 @llvm.arm.usat(i32, i32)
|
D | usat-v4t.ll | 3 ; CHECK: LLVM ERROR: Cannot select: intrinsic %llvm.arm.usat 5 %tmp = call i32 @llvm.arm.usat(i32 128, i32 31) 9 declare i32 @llvm.arm.usat(i32, i32) nounwind readnone
|
D | usat-upper.ll | 5 ; CHECK: LLVM ERROR: Cannot select: intrinsic %llvm.arm.usat 7 %tmp = call i32 @llvm.arm.usat(i32 128, i32 32) 11 declare i32 @llvm.arm.usat(i32, i32) nounwind readnone
|
D | usat-lower.ll | 5 ; CHECK: LLVM ERROR: Cannot select: intrinsic %llvm.arm.usat 7 %tmp = call i32 @llvm.arm.usat(i32 128, i32 -1) 11 declare i32 @llvm.arm.usat(i32, i32) nounwind readnone
|
D | acle-intrinsics.ll | 28 ; CHECK: usat r0, #31, r0 29 %tmp = call i32 @llvm.arm.usat(i32 %a, i32 31) 36 ; CHECK: usat r0, #0, r0 37 %tmp = call i32 @llvm.arm.usat(i32 %a, i32 0) 424 declare i32 @llvm.arm.usat(i32, i32) nounwind readnone
|
/external/llvm/test/CodeGen/ARM/ |
D | usat-upper.ll | 5 ; CHECK: LLVM ERROR: Cannot select: intrinsic %llvm.arm.usat 7 %tmp = call i32 @llvm.arm.usat(i32 128, i32 32) 11 declare i32 @llvm.arm.usat(i32, i32) nounwind readnone
|
D | usat-lower.ll | 5 ; CHECK: LLVM ERROR: Cannot select: intrinsic %llvm.arm.usat 7 %tmp = call i32 @llvm.arm.usat(i32 128, i32 -1) 11 declare i32 @llvm.arm.usat(i32, i32) nounwind readnone
|
D | sat-arith.ll | 46 ; CHECK: usat [[R1:.*]], #31, [[R0]] 47 %tmp = call i32 @llvm.arm.usat(i32 128, i32 31) 55 ; CHECK: usat [[R1:.*]], #0, [[R0]] 56 %tmp = call i32 @llvm.arm.usat(i32 128, i32 0) 63 declare i32 @llvm.arm.usat(i32, i32) nounwind readnone
|
/external/llvm/test/MC/ARM/ |
D | thumb2-diagnostics.s | 95 usat r0, #1, r0, asr #32
|
D | basic-arm-instructions.s | 3388 usat r8, #1, r10 3389 usat r8, #4, r10, lsl #0 3390 usat r8, #5, r10, lsl #31 3391 usat r8, #31, r10, asr #32 3392 usat r8, #16, r10, asr #1 3394 @ CHECK: usat r8, #1, r10 @ encoding: [0x1a,0x80,0xe1,0xe6] 3395 @ CHECK: usat r8, #4, r10 @ encoding: [0x1a,0x80,0xe4,0xe6] 3396 @ CHECK: usat r8, #5, r10, lsl #31 @ encoding: [0x9a,0x8f,0xe5,0xe6] 3397 @ CHECK: usat r8, #31, r10, asr #32 @ encoding: [0x5a,0x80,0xff,0xe6] 3398 @ CHECK: usat r8, #16, r10, asr #1 @ encoding: [0xda,0x80,0xf0,0xe6]
|
D | basic-thumb2-instructions.s | 3517 usat r8, #1, r10 3518 usat r8, #4, r10, lsl #0 3519 usat r8, #5, r10, lsl #31 3520 usat r8, #16, r10, asr #1 3522 @ CHECK: usat r8, #1, r10 @ encoding: [0x8a,0xf3,0x01,0x08] 3523 @ CHECK: usat r8, #4, r10 @ encoding: [0x8a,0xf3,0x04,0x08] 3524 @ CHECK: usat r8, #5, r10, lsl #31 @ encoding: [0x8a,0xf3,0xc5,0x78] 3525 @ CHECK: usat r8, #16, r10, asr #1 @ encoding: [0xaa,0xf3,0x50,0x08]
|
/external/capstone/suite/MC/ARM/ |
D | basic-arm-instructions.s.cs | 943 0x1a,0x80,0xe1,0xe6 = usat r8, #1, r10 944 0x1a,0x80,0xe4,0xe6 = usat r8, #4, r10 945 0x9a,0x8f,0xe5,0xe6 = usat r8, #5, r10, lsl #31 946 0x5a,0x80,0xff,0xe6 = usat r8, #31, r10, asr #32 947 0xda,0x80,0xf0,0xe6 = usat r8, #16, r10, asr #1
|
D | basic-thumb2-instructions.s.cs | 1139 0x8a,0xf3,0x01,0x08 = usat r8, #1, r10 1140 0x8a,0xf3,0x04,0x08 = usat r8, #4, r10 1141 0x8a,0xf3,0xc5,0x78 = usat r8, #5, r10, lsl #31 1142 0xaa,0xf3,0x50,0x08 = usat r8, #16, r10, asr #1
|
/external/llvm-project/llvm/test/tools/llvm-mca/ARM/ |
D | cortex-a57-basic-instructions.s | 816 usat r8, #1, r10 817 usat r8, #4, r10 818 usat r8, #5, r10, lsl #31 819 usat r8, #31, r10, asr #32 820 usat r8, #16, r10, asr #1 1686 # CHECK-NEXT: 1 2 1.00 usat r8, #1, r10 1687 # CHECK-NEXT: 1 2 1.00 usat r8, #4, r10 1688 # CHECK-NEXT: 1 2 1.00 usat r8, #5, r10, lsl #31 1689 # CHECK-NEXT: 1 2 1.00 usat r8, #31, r10, asr #32 1690 # CHECK-NEXT: 1 2 1.00 usat r8, #16, r10, asr #1 [all …]
|
D | cortex-a57-thumb.s | 842 usat r8, #1, r10 843 usat r8, #4, r10 844 usat r8, #5, r10, lsl #31 845 usat r8, #16, r10, asr #1 1749 # CHECK-NEXT: 1 2 1.00 usat r8, #1, r10 1750 # CHECK-NEXT: 1 2 1.00 usat r8, #4, r10 1751 # CHECK-NEXT: 1 2 1.00 usat r8, #5, r10, lsl #31 1752 # CHECK-NEXT: 1 2 1.00 usat r8, #16, r10, asr #1 2663 # CHECK-NEXT: - - - - 1.00 - - - usat r8, #1, r10 2664 # CHECK-NEXT: - - - - 1.00 - - - usat r8, #4, r10 [all …]
|
D | m7-int.s | 409 usat r0, #1, r1 label 410 usat r0, #1, r1, LSL #1 label 837 # CHECK-NEXT: 1 3 1.00 usat r0, #1, r1 838 # CHECK-NEXT: 1 3 1.00 usat r0, #1, r1, lsl #1 1277 …0.50 - - - - 1.00 1.00 - - - - - usat r0, #1, r1 1278 …- - - - 1.00 1.00 - - - - - usat r0, #1, r1, lsl #1
|
D | m4-int.s | 422 usat r0, #1, r1 label 423 usat r0, #1, r1, LSL #1 label 861 # CHECK-NEXT: 1 1 1.00 usat r0, #1, r1 862 # CHECK-NEXT: 1 1 1.00 usat r0, #1, r1, lsl #1 1299 # CHECK-NEXT: 1.00 usat r0, #1, r1 1300 # CHECK-NEXT: 1.00 usat r0, #1, r1, lsl #1
|
/external/llvm-project/llvm/test/MC/ARM/ |
D | basic-arm-instructions.s | 3418 usat r8, #1, r10 3419 usat r8, #4, r10, lsl #0 3420 usat r8, #5, r10, lsl #31 3421 usat r8, #31, r10, asr #32 3422 usat r8, #16, r10, asr #1 3424 @ CHECK: usat r8, #1, r10 @ encoding: [0x1a,0x80,0xe1,0xe6] 3425 @ CHECK: usat r8, #4, r10 @ encoding: [0x1a,0x80,0xe4,0xe6] 3426 @ CHECK: usat r8, #5, r10, lsl #31 @ encoding: [0x9a,0x8f,0xe5,0xe6] 3427 @ CHECK: usat r8, #31, r10, asr #32 @ encoding: [0x5a,0x80,0xff,0xe6] 3428 @ CHECK: usat r8, #16, r10, asr #1 @ encoding: [0xda,0x80,0xf0,0xe6]
|
D | thumb2-diagnostics.s | 98 usat r0, #1, r0, asr #32
|
D | basic-thumb2-instructions.s | 3776 usat r8, #1, r10 3777 usat r8, #4, r10, lsl #0 3778 usat r8, #5, r10, lsl #31 3779 usat r8, #16, r10, asr #1 3781 @ CHECK: usat r8, #1, r10 @ encoding: [0x8a,0xf3,0x01,0x08] 3782 @ CHECK: usat r8, #4, r10 @ encoding: [0x8a,0xf3,0x04,0x08] 3783 @ CHECK: usat r8, #5, r10, lsl #31 @ encoding: [0x8a,0xf3,0xc5,0x78] 3784 @ CHECK: usat r8, #16, r10, asr #1 @ encoding: [0xaa,0xf3,0x50,0x08]
|
/external/llvm-project/llvm/test/MC/Disassembler/ARM/ |
D | arm-tests.txt | 170 # CHECK: usat r8, #0, r10, asr #32
|
D | basic-arm-instructions.txt | 2382 # CHECK: usat r8, #1, r10 2383 # CHECK: usat r8, #4, r10 2384 # CHECK: usat r8, #5, r10, lsl #31 2385 # CHECK: usat r8, #31, r10, asr #32 2386 # CHECK: usat r8, #16, r10, asr #1
|
/external/llvm/test/MC/Disassembler/ARM/ |
D | arm-tests.txt | 170 # CHECK: usat r8, #0, r10, asr #32
|
D | basic-arm-instructions.txt | 2382 # CHECK: usat r8, #1, r10 2383 # CHECK: usat r8, #4, r10 2384 # CHECK: usat r8, #5, r10, lsl #31 2385 # CHECK: usat r8, #31, r10, asr #32 2386 # CHECK: usat r8, #16, r10, asr #1
|