Home
last modified time | relevance | path

Searched refs:v256i64 (Results 1 – 10 of 10) sorted by relevance

/external/llvm-project/llvm/lib/Target/VE/
DVEInstrPatternsVec.td44 defm : vbrd_elem64<v256i64, i64, simm7, LO7>;
DVECallingConv.td106 CCIfType<[v256i32, v256f32, v256i64, v256f64],
127 CCIfType<[v256i32, v256f32, v256i64, v256f64],
DVVPInstrPatternsVec.td67 i64, v256i64, "VADDSL",
DVERegisterInfo.td188 v256i64, v256i32, v256f32, /* v256f64, */], 64,
DVEISelLowering.cpp73 static const MVT AllVectorVTs[] = {MVT::v256i32, MVT::v512i32, MVT::v256i64,
/external/llvm-project/llvm/include/llvm/Support/
DMachineValueType.h116 v256i64 = 66, // 256 x i64 enumerator
572 case v256i64: in getVectorElementType()
655 case v256i64: in getVectorNumElements()
971 case v256i64: in getSizeInBits()
1169 if (NumElements == 256) return MVT::v256i64; in getVectorVT()
/external/llvm-project/llvm/include/llvm/CodeGen/
DValueTypes.td92 def v256i64: ValueType<16384,66>; // 256 x i64 vector value
/external/llvm-project/llvm/lib/CodeGen/
DValueTypes.cpp300 case MVT::v256i64: in getTypeForEVT()
/external/llvm-project/llvm/utils/TableGen/
DCodeGenTarget.cpp132 case MVT::v256i64: return "MVT::v256i64"; in getEnumName()
/external/llvm-project/llvm/docs/
DLangRef.rst16606 …declare <256 x i64> @llvm.vp.add.v256i64 (<256 x i64> <left_op>, <256 x i64> <right_op>, <256 x i…
16653 …declare <256 x i64> @llvm.vp.sub.v256i64 (<256 x i64> <left_op>, <256 x i64> <right_op>, <256 x i…
16702 …declare <256 x i64> @llvm.vp.mul.v256i64 (<256 x i64> <left_op>, <256 x i64> <right_op>, <256 x i…
16749 …declare <256 x i64> @llvm.vp.sdiv.v256i64 (<256 x i64> <left_op>, <256 x i64> <right_op>, <256 x …
16797 …declare <256 x i64> @llvm.vp.udiv.v256i64 (<256 x i64> <left_op>, <256 x i64> <right_op>, <256 x …
16843 …declare <256 x i64> @llvm.vp.srem.v256i64 (<256 x i64> <left_op>, <256 x i64> <right_op>, <256 x …
16892 …declare <256 x i64> @llvm.vp.urem.v256i64 (<256 x i64> <left_op>, <256 x i64> <right_op>, <256 x …
16940 …declare <256 x i64> @llvm.vp.ashr.v256i64 (<256 x i64> <left_op>, <256 x i64> <right_op>, <256 x …
16989 …declare <256 x i64> @llvm.vp.lshr.v256i64 (<256 x i64> <left_op>, <256 x i64> <right_op>, <256 x …
17037 …declare <256 x i64> @llvm.vp.shl.v256i64 (<256 x i64> <left_op>, <256 x i64> <right_op>, <256 x i…
[all …]