Home
last modified time | relevance | path

Searched refs:v3d_device_info (Results 1 – 25 of 32) sorted by relevance

12

/external/mesa3d/src/gallium/drivers/v3d/
Dv3d_formats.c41 get_format(const struct v3d_device_info *devinfo, enum pipe_format f) in get_format()
50 v3d_rt_format_supported(const struct v3d_device_info *devinfo, in v3d_rt_format_supported()
62 v3d_get_rt_format(const struct v3d_device_info *devinfo, enum pipe_format f) in v3d_get_rt_format()
73 v3d_tex_format_supported(const struct v3d_device_info *devinfo, in v3d_tex_format_supported()
82 v3d_get_tex_format(const struct v3d_device_info *devinfo, enum pipe_format f) in v3d_get_tex_format()
93 v3d_get_tex_return_size(const struct v3d_device_info *devinfo, in v3d_get_tex_return_size()
108 v3d_get_tex_return_channels(const struct v3d_device_info *devinfo, in v3d_get_tex_return_channels()
120 v3d_get_format_swizzle(const struct v3d_device_info *devinfo, enum pipe_format f) in v3d_get_format_swizzle()
132 v3d_get_internal_type_bpp_for_output_format(const struct v3d_device_info *devinfo, in v3d_get_internal_type_bpp_for_output_format()
147 v3d_tfu_supports_tex_format(const struct v3d_device_info *devinfo, in v3d_tfu_supports_tex_format()
Dv3d_context.h667 bool v3d_rt_format_supported(const struct v3d_device_info *devinfo,
669 bool v3d_tex_format_supported(const struct v3d_device_info *devinfo,
671 uint8_t v3d_get_rt_format(const struct v3d_device_info *devinfo, enum pipe_format f);
672 uint8_t v3d_get_tex_format(const struct v3d_device_info *devinfo, enum pipe_format f);
673 uint8_t v3d_get_tex_return_size(const struct v3d_device_info *devinfo,
676 uint8_t v3d_get_tex_return_channels(const struct v3d_device_info *devinfo,
678 const uint8_t *v3d_get_format_swizzle(const struct v3d_device_info *devinfo,
680 void v3d_get_internal_type_bpp_for_output_format(const struct v3d_device_info *devinfo,
684 bool v3d_tfu_supports_tex_format(const struct v3d_device_info *devinfo,
Dv3d_screen.h56 struct v3d_device_info devinfo;
Dv3dx_emit.c81 swizzled_border_color(const struct v3d_device_info *devinfo, in swizzled_border_color()
142 const struct v3d_device_info *devinfo = &v3d->screen->devinfo; in emit_one_texture()
/external/mesa3d/src/broadcom/qpu/
Dqpu_instr.h40 struct v3d_device_info;
408 bool v3d_qpu_sig_pack(const struct v3d_device_info *devinfo,
411 bool v3d_qpu_sig_unpack(const struct v3d_device_info *devinfo,
416 v3d_qpu_flags_pack(const struct v3d_device_info *devinfo,
420 v3d_qpu_flags_unpack(const struct v3d_device_info *devinfo,
425 v3d_qpu_small_imm_pack(const struct v3d_device_info *devinfo,
430 v3d_qpu_small_imm_unpack(const struct v3d_device_info *devinfo,
435 v3d_qpu_instr_pack(const struct v3d_device_info *devinfo,
439 v3d_qpu_instr_unpack(const struct v3d_device_info *devinfo,
454 bool v3d_qpu_writes_r3(const struct v3d_device_info *devinfo,
[all …]
Dqpu_disasm.h31 const char *v3d_qpu_decode(const struct v3d_device_info *devinfo, const
34 const char *v3d_qpu_disasm(const struct v3d_device_info *devinfo, uint64_t inst);
36 void v3d_qpu_dump(const struct v3d_device_info *devinfo, const
Dqpu_pack.c217 v3d_qpu_sig_unpack(const struct v3d_device_info *devinfo, in v3d_qpu_sig_unpack()
237 v3d_qpu_sig_pack(const struct v3d_device_info *devinfo, in v3d_qpu_sig_pack()
295 v3d_qpu_small_imm_unpack(const struct v3d_device_info *devinfo, in v3d_qpu_small_imm_unpack()
307 v3d_qpu_small_imm_pack(const struct v3d_device_info *devinfo, in v3d_qpu_small_imm_pack()
324 v3d_qpu_flags_unpack(const struct v3d_device_info *devinfo, in v3d_qpu_flags_unpack()
373 v3d_qpu_flags_pack(const struct v3d_device_info *devinfo, in v3d_qpu_flags_pack()
716 v3d_qpu_add_unpack(const struct v3d_device_info *devinfo, uint64_t packed_inst, in v3d_qpu_add_unpack()
870 v3d_qpu_mul_unpack(const struct v3d_device_info *devinfo, uint64_t packed_inst, in v3d_qpu_mul_unpack()
942 v3d_qpu_add_pack(const struct v3d_device_info *devinfo, in v3d_qpu_add_pack()
1159 v3d_qpu_mul_pack(const struct v3d_device_info *devinfo, in v3d_qpu_mul_pack()
[all …]
Dqpu_disasm.c33 const struct v3d_device_info *devinfo;
315 v3d_qpu_decode(const struct v3d_device_info *devinfo, in v3d_qpu_decode()
343 v3d_qpu_disasm(const struct v3d_device_info *devinfo, uint64_t inst) in v3d_qpu_disasm()
353 v3d_qpu_dump(const struct v3d_device_info *devinfo, in v3d_qpu_dump()
Dqpu_instr.c760 v3d_qpu_writes_r3(const struct v3d_device_info *devinfo, in v3d_qpu_writes_r3()
784 v3d_qpu_writes_r4(const struct v3d_device_info *devinfo, in v3d_qpu_writes_r4()
812 v3d_qpu_writes_r5(const struct v3d_device_info *devinfo, in v3d_qpu_writes_r5()
848 v3d_qpu_sig_writes_address(const struct v3d_device_info *devinfo, in v3d_qpu_sig_writes_address()
/external/mesa3d/src/broadcom/common/
Dv3d_device_info.h33 struct v3d_device_info { struct
47 v3d_get_device_info(int fd, struct v3d_device_info* devinfo, v3d_ioctl_fun fun); argument
Dv3d_device_info.c32 v3d_get_device_info(int fd, struct v3d_device_info* devinfo, v3d_ioctl_fun drm_ioctl) { in v3d_get_device_info()
/external/mesa3d/src/broadcom/clif/
Dclif_dump.h30 struct v3d_device_info;
34 struct clif_dump *clif_dump_init(const struct v3d_device_info *devinfo,
Dclif_private.h40 const struct v3d_device_info *devinfo;
/external/mesa3d/src/broadcom/drm-shim/
Dv3d.h34 struct v3d_device_info *devinfo;
Dv3d.c33 static struct v3d_device_info devinfo;
/external/mesa3d/src/broadcom/compiler/
Dqpu_schedule.c74 const struct v3d_device_info *devinfo;
249 const struct v3d_device_info *devinfo = state->devinfo; in calculate_deps()
512 writes_too_soon_after_write(const struct v3d_device_info *devinfo, in writes_too_soon_after_write()
644 qpu_compatible_peripheral_access(const struct v3d_device_info *devinfo, in qpu_compatible_peripheral_access()
675 qpu_merge_inst(const struct v3d_device_info *devinfo, in qpu_merge_inst()
759 choose_instruction_to_schedule(const struct v3d_device_info *devinfo, in choose_instruction_to_schedule()
943 dump_state(const struct v3d_device_info *devinfo, struct dag *dag) in dump_state()
1299 const struct v3d_device_info *devinfo = c->devinfo; in schedule_instructions()
1526 const struct v3d_device_info *devinfo = c->devinfo; in v3d_qpu_schedule_instructions()
Dv3d_compiler.h519 const struct v3d_device_info *devinfo;
539 const struct v3d_device_info *devinfo;
843 const struct v3d_compiler *v3d_compiler_init(const struct v3d_device_info *devinfo);
904 bool vir_writes_r3(const struct v3d_device_info *devinfo, struct qinst *inst);
905 bool vir_writes_r4(const struct v3d_device_info *devinfo, struct qinst *inst);
Dqpu_validate.c112 const struct v3d_device_info *devinfo = state->c->devinfo; in qpu_validate_inst()
Dvir.c147 vir_writes_r3(const struct v3d_device_info *devinfo, struct qinst *inst) in vir_writes_r3()
169 vir_writes_r4(const struct v3d_device_info *devinfo, struct qinst *inst) in vir_writes_r4()
485 v3d_compiler_init(const struct v3d_device_info *devinfo) in v3d_compiler_init()
/external/mesa3d/src/gallium/drivers/vc4/
Dvc4_cl_dump.c36 struct v3d_device_info devinfo = { in vc4_dump_cl()
/external/mesa3d/src/broadcom/
DMakefile.sources23 common/v3d_device_info.h \
Dmeson.build56 files('common/v3d_debug.c', 'common/v3d_device_info.c', 'clif/clif_dump.c'),
/external/mesa3d/src/broadcom/cle/
Dv3d_decoder.h40 struct v3d_spec *v3d_spec_load(const struct v3d_device_info *devinfo);
/external/mesa3d/src/broadcom/qpu/tests/
Dqpu_disasm.c121 struct v3d_device_info devinfo = { }; in main()
/external/mesa3d/src/broadcom/vulkan/
Dv3dv_private.h150 struct v3d_device_info devinfo;
295 struct v3d_device_info devinfo;
1762 void *v3dv_lookup_entrypoint(const struct v3d_device_info *devinfo,
1783 bool v3dv_tfu_supports_tex_format(const struct v3d_device_info *devinfo,

12