| /external/llvm-project/llvm/test/MC/AMDGPU/ |
| D | vop-err.s | 9 v_movreld_b32 v0, s1 label
12 v_movreld_b32 v0, flat_scratch_lo label
15 v_movreld_b32 v0, flat_scratch_hi label
18 v_movreld_b32 v0, vcc_lo label
21 v_movreld_b32 v0, vcc_hi label
24 v_movreld_b32 v0, exec_lo label
27 v_movreld_b32 v0, exec_hi label
30 v_movreld_b32 v0, ttmp0 label
33 v_movreld_b32 v0, ttmp1 label
36 v_movreld_b32 v0, 123 label
|
| D | vop3-convert.s | 73 v_movreld_b32 v1, v2 label
|
| D | gfx10_asm_dpp8.s | 575 v_movreld_b32 v0, v1 dpp8:[7,6,5,4,3,2,1,0] fi:1 label
|
| D | gfx9_unsupported.s | 790 v_movreld_b32 v0, 123 label
|
| D | gfx7_asm_all.s | 30972 v_movreld_b32 v5, v1 label
30975 v_movreld_b32 v255, v1 label
30978 v_movreld_b32 v5, v255 label
30981 v_movreld_b32 v5, m0 label
30984 v_movreld_b32 v5, 0 label
30987 v_movreld_b32 v5, -1 label
30990 v_movreld_b32 v5, 0.5 label
30993 v_movreld_b32 v5, -4.0 label
|
| D | gfx10_asm_all.s | 31596 v_movreld_b32 v5, v1 label
31599 v_movreld_b32 v255, v1 label
31602 v_movreld_b32 v5, v255 label
31605 v_movreld_b32 v5, m0 label
31608 v_movreld_b32 v5, 0 label
31611 v_movreld_b32 v5, -1 label
31614 v_movreld_b32 v5, 0.5 label
31617 v_movreld_b32 v5, -4.0 label
|
| D | gfx8_asm_all.s | 31438 v_movreld_b32 v5, v1 label
31441 v_movreld_b32 v255, v1 label
31444 v_movreld_b32 v5, v255 label
31447 v_movreld_b32 v5, m0 label
31450 v_movreld_b32 v5, 0 label
31453 v_movreld_b32 v5, -1 label
31456 v_movreld_b32 v5, 0.5 label
31459 v_movreld_b32 v5, -4.0 label
|
| /external/llvm/test/CodeGen/AMDGPU/ |
| D | insert_vector_elt.ll | 139 ; GCN: v_movreld_b32
159 ; GCN: v_movreld_b32
168 ; GCN: v_movreld_b32
178 ; GCN: v_movreld_b32
364 ; FIXME: Inline immediate should be folded into v_movreld_b32.
|
| D | vector-extract-insert.ll | 30 ; GCN: v_movreld_b32
|
| D | indirect-addressing-si.ll | 109 ; CHECK-NEXT: v_movreld_b32
|
| /external/llvm/test/MC/AMDGPU/ |
| D | vop1.s | 266 v_movreld_b32 v1, v2 label
|
| /external/llvm-project/llvm/test/CodeGen/AMDGPU/ |
| D | insert_vector_dynelt.ll | 105 ; GCN: v_movreld_b32
114 ; GCN: v_movreld_b32
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | VOP1Instructions.td | 306 // v_movreld_b32 is a special case because the destination output
312 defm V_MOVRELD_B32 : VOP1Inst <"v_movreld_b32", VOP_MOVRELD>;
815 // This is a pseudo variant of the v_movreld_b32 instruction in which the
|
| D | SIInstrInfo.td | 2121 field bit EmitDst = HasDst; // force dst encoding, see v_movreld_b32 special case
|
| /external/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | VOP1Instructions.td | 330 // v_movreld_b32 is a special case because the destination output
336 defm V_MOVRELD_B32 : VOP1Inst <"v_movreld_b32", VOP_MOVRELD>;
|
| D | SIInstrInfo.td | 2105 field bit EmitDst = HasDst; // force dst encoding, see v_movreld_b32 special case
|
| D | SIInstructions.td | 548 // This is a pseudo variant of the v_movreld_b32 instruction in which the
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | SIInstructions.td | 1391 defm V_MOVRELD_B32 : VOP1Inst <vop1<0x42, 0x36>, "v_movreld_b32", VOP_NO_EXT<VOP_I32_I32>>;
|
| /external/llvm-project/llvm/docs/AMDGPU/ |
| D | AMDGPUAsmGFX7.rst | 695 …v_movreld_b32 :ref:`vdst<amdgpu_synid7_vdst32_0>`, :ref:`src<amdgpu_synid7_sr…
|
| D | AMDGPUAsmGFX8.rst | 816 …v_movreld_b32 :ref:`vdst<amdgpu_synid8_vdst32_0>`, :ref:`src<amdgpu_synid8_sr…
|
| D | AMDGPUAsmGFX10.rst | 1395 …v_movreld_b32 :ref:`vdst<amdgpu_synid10_vdst32_0>`, :ref:`src<amdgpu_synid10_…
|