Searched refs:vcvtds (Results 1 – 6 of 6) sorted by relevance
/external/llvm-project/llvm/test/CodeGen/VE/VELIntrinsics/ |
D | vcvt.ll | 626 %2 = tail call fast <256 x double> @llvm.ve.vl.vcvtds.vvl(<256 x double> %0, i32 256) 631 declare <256 x double> @llvm.ve.vl.vcvtds.vvl(<256 x double>, i32) 644 …%3 = tail call fast <256 x double> @llvm.ve.vl.vcvtds.vvvl(<256 x double> %0, <256 x double> %1, i… 649 declare <256 x double> @llvm.ve.vl.vcvtds.vvvl(<256 x double>, <256 x double>, i32)
|
/external/swiftshader/third_party/subzero/src/ |
D | IceAssemblerARM32.h | 379 void vcvtds(const Operand *OpDd, const Operand *OpSm, CondARM32::Cond Cond);
|
D | IceInstARM32.cpp | 3081 Asm->vcvtds(getDest(), getSrc(0), getPredicate()); in emitIAS()
|
D | IceAssemblerARM32.cpp | 2778 void AssemblerARM32::vcvtds(const Operand *OpDd, const Operand *OpSm, in vcvtds() function in Ice::ARM32::AssemblerARM32
|
/external/swiftshader/third_party/subzero/src/DartARM32/ |
D | assembler_arm.h | 757 void vcvtds(DRegister dd, SRegister sm, Condition cond = AL);
|
D | assembler_arm.cc | 1065 void Assembler::vcvtds(DRegister dd, SRegister sm, Condition cond) {
|