Home
last modified time | relevance | path

Searched refs:vector_insert (Results 1 – 25 of 28) sorted by relevance

12

/external/llvm-project/mlir/include/mlir/Dialect/Vector/EDSC/
DIntrinsics.h25 using vector_insert = ValueBuilder<vector::InsertOp>; variable
/external/llvm-project/llvm/test/CodeGen/ARM/
Dlsr-undef-in-binop.ll13 $vector_insert = comdat any
21 define linkonce_odr i32 @vector_insert(%"class.std::__1::vector.182"*, [1 x i32], i8*, i8*) local_u…
22 ; CHECK-LABEL: vector_insert
/external/llvm-project/mlir/lib/Conversion/VectorToSCF/
DVectorToSCF.cpp311 vector = vector_insert(vector, result, majorIvs); in doReplace()
323 vector = vector_insert(vector, result, majorIvs); in doReplace()
339 result = vector_insert(loaded1D, result, majorIvs); in doReplace()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/
DWebAssemblyInstrSIMD.td417 [(set V128:$dst, (vector_insert
431 def : Pat<(vector_insert (v16i8 V128:$vec), I32:$x, undef),
433 def : Pat<(vector_insert (v8i16 V128:$vec), I32:$x, undef),
435 def : Pat<(vector_insert (v4i32 V128:$vec), I32:$x, undef),
437 def : Pat<(vector_insert (v2i64 V128:$vec), I64:$x, undef),
439 def : Pat<(vector_insert (v4f32 V128:$vec), F32:$x, undef),
441 def : Pat<(vector_insert (v2f64 V128:$vec), F64:$x, undef),
/external/llvm-project/llvm/lib/Target/AArch64/
DAArch64SVEInstrInfo.td2182 def : Pat<(nxv16i8 (vector_insert (nxv16i8 (undef)), (i32 FPR32:$src), 0)),
2184 def : Pat<(nxv8i16 (vector_insert (nxv8i16 (undef)), (i32 FPR32:$src), 0)),
2186 def : Pat<(nxv4i32 (vector_insert (nxv4i32 (undef)), (i32 FPR32:$src), 0)),
2188 def : Pat<(nxv2i64 (vector_insert (nxv2i64 (undef)), (i64 FPR64:$src), 0)),
2191 def : Pat<(nxv8f16 (vector_insert (nxv8f16 (undef)), (f16 FPR16:$src), 0)),
2193 def : Pat<(nxv4f16 (vector_insert (nxv4f16 (undef)), (f16 FPR16:$src), 0)),
2195 def : Pat<(nxv2f16 (vector_insert (nxv2f16 (undef)), (f16 FPR16:$src), 0)),
2197 def : Pat<(nxv4f32 (vector_insert (nxv4f32 (undef)), (f32 FPR32:$src), 0)),
2199 def : Pat<(nxv2f32 (vector_insert (nxv2f32 (undef)), (f32 FPR32:$src), 0)),
2201 def : Pat<(nxv2f64 (vector_insert (nxv2f64 (undef)), (f64 FPR64:$src), 0)),
[all …]
DAArch64InstrInfo.td5155 def : Pat<(v4f16 (vector_insert (v4f16 V64:$Rn),
5165 def : Pat<(vector_insert (v8f16 v8f16:$Rn), (f16 fpimm0),
5168 def : Pat<(vector_insert v4f32:$Rn, (f32 fpimm0),
5171 def : Pat<(vector_insert v2f64:$Rn, (f64 fpimm0),
5175 def : Pat<(v8f16 (vector_insert (v8f16 V128:$Rn),
5182 def : Pat<(v4bf16 (vector_insert (v4bf16 V64:$Rn),
5192 def : Pat<(v8bf16 (vector_insert (v8bf16 V128:$Rn),
5199 def : Pat<(v2f32 (vector_insert (v2f32 V64:$Rn),
5208 def : Pat<(v4f32 (vector_insert (v4f32 V128:$Rn),
5214 def : Pat<(v2f64 (vector_insert (v2f64 V128:$Rn),
[all …]
/external/llvm-project/llvm/lib/Target/WebAssembly/
DWebAssemblyInstrSIMD.td544 [(set V128:$dst, (vector_insert
558 def : Pat<(vector_insert (v16i8 V128:$vec), I32:$x, undef),
560 def : Pat<(vector_insert (v8i16 V128:$vec), I32:$x, undef),
562 def : Pat<(vector_insert (v4i32 V128:$vec), I32:$x, undef),
564 def : Pat<(vector_insert (v2i64 V128:$vec), I64:$x, undef),
566 def : Pat<(vector_insert (v4f32 V128:$vec), F32:$x, undef),
568 def : Pat<(vector_insert (v2f64 V128:$vec), F64:$x, undef),
/external/llvm/lib/Target/Mips/
DMipsMSAInstrInfo.td95 (v16i8 (vector_insert node:$vec, node:$val, node:$idx))>;
97 (v8i16 (vector_insert node:$vec, node:$val, node:$idx))>;
99 (v4i32 (vector_insert node:$vec, node:$val, node:$idx))>;
101 (v2i64 (vector_insert node:$vec, node:$val, node:$idx))>;
2255 MSA_INSERT_VIDX_PSEUDO_BASE<vector_insert, v16i8, MSA128BOpnd, GPR32Opnd, GPR32Opnd>;
2257 MSA_INSERT_VIDX_PSEUDO_BASE<vector_insert, v8i16, MSA128HOpnd, GPR32Opnd, GPR32Opnd>;
2259 MSA_INSERT_VIDX_PSEUDO_BASE<vector_insert, v4i32, MSA128WOpnd, GPR32Opnd, GPR32Opnd>;
2261 MSA_INSERT_VIDX_PSEUDO_BASE<vector_insert, v2i64, MSA128DOpnd, GPR64Opnd, GPR32Opnd>;
2263 class INSERT_FW_PSEUDO_DESC : MSA_INSERT_PSEUDO_BASE<vector_insert, v4f32,
2266 class INSERT_FD_PSEUDO_DESC : MSA_INSERT_PSEUDO_BASE<vector_insert, v2f64,
[all …]
/external/llvm-project/llvm/lib/Target/Mips/
DMipsMSAInstrInfo.td92 (v16i8 (vector_insert node:$vec, node:$val, node:$idx))>;
94 (v8i16 (vector_insert node:$vec, node:$val, node:$idx))>;
96 (v4i32 (vector_insert node:$vec, node:$val, node:$idx))>;
98 (v2i64 (vector_insert node:$vec, node:$val, node:$idx))>;
2274 MSA_INSERT_VIDX_PSEUDO_BASE<vector_insert, v16i8, MSA128BOpnd, GPR32Opnd, GPR32Opnd>;
2276 MSA_INSERT_VIDX_PSEUDO_BASE<vector_insert, v8i16, MSA128HOpnd, GPR32Opnd, GPR32Opnd>;
2278 MSA_INSERT_VIDX_PSEUDO_BASE<vector_insert, v4i32, MSA128WOpnd, GPR32Opnd, GPR32Opnd>;
2280 MSA_INSERT_VIDX_PSEUDO_BASE<vector_insert, v2i64, MSA128DOpnd, GPR64Opnd, GPR32Opnd>;
2282 class INSERT_FW_PSEUDO_DESC : MSA_INSERT_PSEUDO_BASE<vector_insert, v4f32,
2285 class INSERT_FD_PSEUDO_DESC : MSA_INSERT_PSEUDO_BASE<vector_insert, v2f64,
[all …]
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/
DMipsMSAInstrInfo.td92 (v16i8 (vector_insert node:$vec, node:$val, node:$idx))>;
94 (v8i16 (vector_insert node:$vec, node:$val, node:$idx))>;
96 (v4i32 (vector_insert node:$vec, node:$val, node:$idx))>;
98 (v2i64 (vector_insert node:$vec, node:$val, node:$idx))>;
2274 MSA_INSERT_VIDX_PSEUDO_BASE<vector_insert, v16i8, MSA128BOpnd, GPR32Opnd, GPR32Opnd>;
2276 MSA_INSERT_VIDX_PSEUDO_BASE<vector_insert, v8i16, MSA128HOpnd, GPR32Opnd, GPR32Opnd>;
2278 MSA_INSERT_VIDX_PSEUDO_BASE<vector_insert, v4i32, MSA128WOpnd, GPR32Opnd, GPR32Opnd>;
2280 MSA_INSERT_VIDX_PSEUDO_BASE<vector_insert, v2i64, MSA128DOpnd, GPR64Opnd, GPR32Opnd>;
2282 class INSERT_FW_PSEUDO_DESC : MSA_INSERT_PSEUDO_BASE<vector_insert, v4f32,
2285 class INSERT_FD_PSEUDO_DESC : MSA_INSERT_PSEUDO_BASE<vector_insert, v2f64,
[all …]
/external/mesa3d/docs/relnotes/
D18.3.2.rst169 - spirv: Handle any bit size in vector_insert/extract
D19.0.0.rst1307 - spirv: Handle any bit size in vector_insert/extract
/external/llvm/include/llvm/Target/
DTargetSelectionDAG.td548 // vector_extract/vector_insert are deprecated. extractelt/insertelt
552 def vector_insert : SDNode<"ISD::INSERT_VECTOR_ELT",
/external/llvm/lib/Target/AArch64/
DAArch64InstrInfo.td3974 def : Pat<(v4f16 (vector_insert (v4f16 V64:$Rn),
3984 def : Pat<(v8f16 (vector_insert (v8f16 V128:$Rn),
3991 def : Pat<(v2f32 (vector_insert (v2f32 V64:$Rn),
4000 def : Pat<(v4f32 (vector_insert (v4f32 V128:$Rn),
4006 def : Pat<(v2f64 (vector_insert (v2f64 V128:$Rn),
4044 def : Pat<(VT128 (vector_insert V128:$src,
4049 def : Pat<(VT128 (vector_insert V128:$src,
4055 def : Pat<(VT64 (vector_insert V64:$src,
4062 def : Pat<(VT64 (vector_insert V64:$src,
5131 : Pat<(vector_insert (VTy VecListOne128:$Rd),
[all …]
DAArch64InstrFormats.td6248 (vector_insert (vectype V128:$Rd), regtype:$Rn, idxtype:$idx))]> {
6260 (vector_insert
/external/llvm-project/llvm/lib/Target/ARM/
DARMInstrNEON.td1015 [(set DPR:$Vd, (vector_insert (Ty DPR:$src),
1027 [(set DPR:$Vd, (vector_insert (Ty DPR:$src),
1035 let Pattern = [(set QPR:$dst, (vector_insert (Ty QPR:$src),
1057 def : Pat<(vector_insert (v4f16 DPR:$src),
1060 def : Pat<(vector_insert (v8f16 QPR:$src),
1063 def : Pat<(vector_insert (v4bf16 DPR:$src),
1066 def : Pat<(vector_insert (v8bf16 QPR:$src),
1069 def : Pat<(vector_insert (v2f32 DPR:$src),
1072 def : Pat<(vector_insert (v4f32 QPR:$src),
6415 [(set DPR:$V, (vector_insert (v8i8 DPR:$src1),
[all …]
DARMInstrMVE.td1848 def : Pat<(vector_insert (v16i8 MQPR:$src1), rGPR:$src2, imm:$lane),
1850 def : Pat<(vector_insert (v8i16 MQPR:$src1), rGPR:$src2, imm:$lane),
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Target/
DTargetSelectionDAG.td639 // vector_extract/vector_insert are deprecated. extractelt/insertelt
643 def vector_insert : SDNode<"ISD::INSERT_VECTOR_ELT",
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64InstrInfo.td4949 def : Pat<(v4f16 (vector_insert (v4f16 V64:$Rn),
4959 def : Pat<(v8f16 (vector_insert (v8f16 V128:$Rn),
4966 def : Pat<(v2f32 (vector_insert (v2f32 V64:$Rn),
4975 def : Pat<(v4f32 (vector_insert (v4f32 V128:$Rn),
4981 def : Pat<(v2f64 (vector_insert (v2f64 V128:$Rn),
5019 def : Pat<(VT128 (vector_insert V128:$src,
5024 def : Pat<(VT128 (vector_insert V128:$src,
5030 def : Pat<(VT64 (vector_insert V64:$src,
5037 def : Pat<(VT64 (vector_insert V64:$src,
6160 : Pat<(vector_insert (VTy VecListOne128:$Rd),
[all …]
/external/llvm-project/llvm/include/llvm/Target/
DTargetSelectionDAG.td649 // vector_extract/vector_insert are deprecated. extractelt/insertelt
653 def vector_insert : SDNode<"ISD::INSERT_VECTOR_ELT",
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMInstrNEON.td1039 [(set DPR:$Vd, (vector_insert (Ty DPR:$src),
1051 [(set DPR:$Vd, (vector_insert (Ty DPR:$src),
1059 let Pattern = [(set QPR:$dst, (vector_insert (Ty QPR:$src),
1081 def : Pat<(vector_insert (v4f16 DPR:$src),
1084 def : Pat<(vector_insert (v8f16 QPR:$src),
1087 def : Pat<(vector_insert (v2f32 DPR:$src),
1090 def : Pat<(vector_insert (v4f32 QPR:$src),
6392 [(set DPR:$V, (vector_insert (v8i8 DPR:$src1),
6400 [(set DPR:$V, (vector_insert (v4i16 DPR:$src1),
6419 def : Pat<(vector_insert (v16i8 QPR:$src1), GPR:$src2, imm:$lane),
[all …]
DARMInstrMVE.td1551 def : Pat<(vector_insert (v16i8 MQPR:$src1), rGPR:$src2, imm:$lane),
1553 def : Pat<(vector_insert (v8i16 MQPR:$src1), rGPR:$src2, imm:$lane),
/external/llvm/lib/Target/ARM/
DARMInstrNEON.td1057 [(set DPR:$Vd, (vector_insert (Ty DPR:$src),
1069 [(set DPR:$Vd, (vector_insert (Ty DPR:$src),
1076 let Pattern = [(set QPR:$dst, (vector_insert (Ty QPR:$src),
1097 def : Pat<(vector_insert (v2f32 DPR:$src),
1100 def : Pat<(vector_insert (v4f32 QPR:$src),
5891 [(set DPR:$V, (vector_insert (v8i8 DPR:$src1),
5899 [(set DPR:$V, (vector_insert (v4i16 DPR:$src1),
5916 def : Pat<(vector_insert (v16i8 QPR:$src1), GPR:$src2, imm:$lane),
5922 def : Pat<(vector_insert (v8i16 QPR:$src1), GPR:$src2, imm:$lane),
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/Mips/
DMipsGenDAGISel.inc28931 …// Src: (vector_insert:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$wd_in, GPR32Opnd:{ *:[i32] }:$rs, …
28941 …// Src: (vector_insert:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$wd_in, GPR32Opnd:{ *:[i32] }:$rs, …
28951 …// Src: (vector_insert:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$wd_in, GPR32Opnd:{ *:[i32] }:$rs, …
28960 …// Src: (vector_insert:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$wd_in, GPR32Opnd:{ *:[i32] }:$fs, …
28966 …// Src: (vector_insert:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$wd_in, GPR32Opnd:{ *:[i32] }:$fs, …
28972 …// Src: (vector_insert:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$wd_in, GPR32Opnd:{ *:[i32] }:$fs, …
28981 …// Src: (vector_insert:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$wd_in, GPR32Opnd:{ *:[i32] }:$fs, …
28987 …// Src: (vector_insert:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$wd_in, GPR32Opnd:{ *:[i32] }:$fs, …
28993 …// Src: (vector_insert:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$wd_in, GPR32Opnd:{ *:[i32] }:$fs, …
29010 …// Src: (vector_insert:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$wd_in, GPR64Opnd:{ *:[i64] }:$rs, …
[all …]
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/ARM/
DARMGenDAGISel.inc56381 …// Src: (vector_insert:{ *:[v8i8] } DPR:{ *:[v8i8] }:$src, (ld:{ *:[i32] } addrmode6:{ *:[i32] }:$…
56399 …// Src: (vector_insert:{ *:[v4i16] } DPR:{ *:[v4i16] }:$src, (ld:{ *:[i32] } addrmode6:{ *:[i32] }…
56418 …// Src: (vector_insert:{ *:[v2i32] } DPR:{ *:[v2i32] }:$src, (ld:{ *:[i32] } addrmode6oneL32:{ *:[…
56438 …// Src: (vector_insert:{ *:[v16i8] } QPR:{ *:[v16i8] }:$src, (ld:{ *:[i32] } addrmode6:{ *:[i32] }…
56456 …// Src: (vector_insert:{ *:[v8i16] } QPR:{ *:[v8i16] }:$src, (ld:{ *:[i32] } addrmode6:{ *:[i32] }…
56475 …// Src: (vector_insert:{ *:[v4i32] } QPR:{ *:[v4i32] }:$src, (ld:{ *:[i32] } addrmode6:{ *:[i32] }…
56493 …// Src: (vector_insert:{ *:[v8i8] } DPR:{ *:[v8i8] }:$src1, GPR:{ *:[i32] }:$R, (imm:{ *:[iPTR] })…
56502 …// Src: (vector_insert:{ *:[v4i16] } DPR:{ *:[v4i16] }:$src1, GPR:{ *:[i32] }:$R, (imm:{ *:[iPTR] …
56543 …// Src: (vector_insert:{ *:[v16i8] } MQPR:{ *:[v16i8] }:$src1, rGPR:{ *:[i32] }:$src2, (imm:{ *:[i…
56561 …// Src: (vector_insert:{ *:[v16i8] } QPR:{ *:[v16i8] }:$src1, GPR:{ *:[i32] }:$src2, (imm:{ *:[iPT…
[all …]

12