/external/llvm-project/llvm/test/MC/X86/ |
D | avx_vnni-encoding.s | 5 {vex} vpdpbusd %ymm4, %ymm5, %ymm6 9 {vex} vpdpbusd %xmm4, %xmm5, %xmm6 13 {vex} vpdpbusd 268435456(%esp,%esi,8), %ymm5, %ymm6 17 {vex} vpdpbusd 291(%edi,%eax,4), %ymm5, %ymm6 21 {vex} vpdpbusd (%eax), %ymm5, %ymm6 25 {vex} vpdpbusd -1024(,%ebp,2), %ymm5, %ymm6 29 {vex} vpdpbusd 4064(%ecx), %ymm5, %ymm6 33 {vex} vpdpbusd -4096(%edx), %ymm5, %ymm6 37 {vex} vpdpbusd 268435456(%esp,%esi,8), %xmm5, %xmm6 41 {vex} vpdpbusd 291(%edi,%eax,4), %xmm5, %xmm6 [all …]
|
D | x86-64-avx_vnni-encoding.s | 5 {vex} vpdpbusd %ymm4, %ymm5, %ymm6 9 {vex} vpdpbusd %xmm4, %xmm5, %xmm6 13 {vex} vpdpbusd 268435456(%rbp,%r14,8), %ymm5, %ymm6 17 {vex} vpdpbusd 291(%r8,%rax,4), %ymm5, %ymm6 21 {vex} vpdpbusd (%rip), %ymm5, %ymm6 25 {vex} vpdpbusd -1024(,%rbp,2), %ymm5, %ymm6 29 {vex} vpdpbusd 4064(%rcx), %ymm5, %ymm6 33 {vex} vpdpbusd -4096(%rdx), %ymm5, %ymm6 37 {vex} vpdpbusd 268435456(%rbp,%r14,8), %xmm5, %xmm6 41 {vex} vpdpbusd 291(%r8,%rax,4), %xmm5, %xmm6 [all …]
|
D | intel-syntax-x86-64-avx_vnni.s | 5 {vex} vpdpbusd ymm6, ymm5, ymm4 9 {vex} vpdpbusd xmm6, xmm5, xmm4 13 {vex} vpdpbusd ymm6, ymm5, ymmword ptr [rbp + 8*r14 + 268435456] 17 {vex} vpdpbusd ymm6, ymm5, ymmword ptr [r8 + 4*rax + 291] 21 {vex} vpdpbusd ymm6, ymm5, ymmword ptr [rip] 25 {vex} vpdpbusd ymm6, ymm5, ymmword ptr [2*rbp - 1024] 29 {vex} vpdpbusd ymm6, ymm5, ymmword ptr [rcx + 4064] 33 {vex} vpdpbusd ymm6, ymm5, ymmword ptr [rdx - 4096] 37 {vex} vpdpbusd xmm6, xmm5, xmmword ptr [rbp + 8*r14 + 268435456] 41 {vex} vpdpbusd xmm6, xmm5, xmmword ptr [r8 + 4*rax + 291] [all …]
|
D | intel-syntax-avx_vnni.s | 5 {vex} vpdpbusd ymm6, ymm5, ymm4 9 {vex} vpdpbusd xmm6, xmm5, xmm4 13 {vex} vpdpbusd ymm6, ymm5, ymmword ptr [esp + 8*esi + 268435456] 17 {vex} vpdpbusd ymm6, ymm5, ymmword ptr [edi + 4*eax + 291] 21 {vex} vpdpbusd ymm6, ymm5, ymmword ptr [eax] 25 {vex} vpdpbusd ymm6, ymm5, ymmword ptr [2*ebp - 1024] 29 {vex} vpdpbusd ymm6, ymm5, ymmword ptr [ecx + 4064] 33 {vex} vpdpbusd ymm6, ymm5, ymmword ptr [edx - 4096] 37 {vex} vpdpbusd xmm6, xmm5, xmmword ptr [esp + 8*esi + 268435456] 41 {vex} vpdpbusd xmm6, xmm5, xmmword ptr [edi + 4*eax + 291] [all …]
|
D | x86_errors.s | 173 {vex} vmovdqu32 %xmm0, %xmm0
|
/external/llvm-project/llvm/test/MC/Disassembler/X86/ |
D | avx_vnni.txt | 3 # CHECK: {vex} vpdpbusd %ymm4, %ymm5, %ymm6 6 # CHECK: {vex} vpdpbusd %xmm4, %xmm5, %xmm6 9 # CHECK: {vex} vpdpbusd 268435456(%esp,%esi,8), %ymm5, %ymm6 12 # CHECK: {vex} vpdpbusd 291(%edi,%eax,4), %ymm5, %ymm6 15 # CHECK: {vex} vpdpbusd (%eax), %ymm5, %ymm6 18 # CHECK: {vex} vpdpbusd -1024(,%ebp,2), %ymm5, %ymm6 21 # CHECK: {vex} vpdpbusd 4064(%ecx), %ymm5, %ymm6 24 # CHECK: {vex} vpdpbusd -4096(%edx), %ymm5, %ymm6 27 # CHECK: {vex} vpdpbusd 268435456(%esp,%esi,8), %xmm5, %xmm6 30 # CHECK: {vex} vpdpbusd 291(%edi,%eax,4), %xmm5, %xmm6 [all …]
|
D | x86-64-avx_vnni.txt | 3 # CHECK: {vex} vpdpbusd %ymm4, %ymm5, %ymm6 6 # CHECK: {vex} vpdpbusd %xmm4, %xmm5, %xmm6 9 # CHECK: {vex} vpdpbusd 268435456(%rbp,%r14,8), %ymm5, %ymm6 12 # CHECK: {vex} vpdpbusd 291(%r8,%rax,4), %ymm5, %ymm6 15 # CHECK: {vex} vpdpbusd (%rip), %ymm5, %ymm6 18 # CHECK: {vex} vpdpbusd -1024(,%rbp,2), %ymm5, %ymm6 21 # CHECK: {vex} vpdpbusd 4064(%rcx), %ymm5, %ymm6 24 # CHECK: {vex} vpdpbusd -4096(%rdx), %ymm5, %ymm6 27 # CHECK: {vex} vpdpbusd 268435456(%rbp,%r14,8), %xmm5, %xmm6 30 # CHECK: {vex} vpdpbusd 291(%r8,%rax,4), %xmm5, %xmm6 [all …]
|
D | intel-syntax-x86-64-avx_vnni.txt | 3 # CHECK: {vex} vpdpbusd ymm6, ymm5, ymm4 6 # CHECK: {vex} vpdpbusd xmm6, xmm5, xmm4 9 # CHECK: {vex} vpdpbusd ymm6, ymm5, ymmword ptr [rbp + 8*r14 + 268435456] 12 # CHECK: {vex} vpdpbusd ymm6, ymm5, ymmword ptr [r8 + 4*rax + 291] 15 # CHECK: {vex} vpdpbusd ymm6, ymm5, ymmword ptr [rip] 18 # CHECK: {vex} vpdpbusd ymm6, ymm5, ymmword ptr [2*rbp - 1024] 21 # CHECK: {vex} vpdpbusd ymm6, ymm5, ymmword ptr [rcx + 4064] 24 # CHECK: {vex} vpdpbusd ymm6, ymm5, ymmword ptr [rdx - 4096] 27 # CHECK: {vex} vpdpbusd xmm6, xmm5, xmmword ptr [rbp + 8*r14 + 268435456] 30 # CHECK: {vex} vpdpbusd xmm6, xmm5, xmmword ptr [r8 + 4*rax + 291] [all …]
|
D | intel-syntax-avx_vnni.txt | 3 # CHECK: {vex} vpdpbusd ymm6, ymm5, ymm4 6 # CHECK: {vex} vpdpbusd xmm6, xmm5, xmm4 9 # CHECK: {vex} vpdpbusd ymm6, ymm5, ymmword ptr [esp + 8*esi + 268435456] 12 # CHECK: {vex} vpdpbusd ymm6, ymm5, ymmword ptr [edi + 4*eax + 291] 15 # CHECK: {vex} vpdpbusd ymm6, ymm5, ymmword ptr [eax] 18 # CHECK: {vex} vpdpbusd ymm6, ymm5, ymmword ptr [2*ebp - 1024] 21 # CHECK: {vex} vpdpbusd ymm6, ymm5, ymmword ptr [ecx + 4064] 24 # CHECK: {vex} vpdpbusd ymm6, ymm5, ymmword ptr [edx - 4096] 27 # CHECK: {vex} vpdpbusd xmm6, xmm5, xmmword ptr [esp + 8*esi + 268435456] 30 # CHECK: {vex} vpdpbusd xmm6, xmm5, xmmword ptr [edi + 4*eax + 291] [all …]
|
/external/llvm-project/llvm/test/MC/VE/ |
D | VEX.s | 6 # CHECK-INST: vex %v11, %v22 8 vex %v11, %v22 label 10 # CHECK-INST: vex %vix, %vix 12 vex %vix, %vix label 14 # CHECK-INST: vex %vix, %v22 16 vex %vix, %v22 label 18 # CHECK-INST: vex %v11, %v22, %vm11 20 vex %v11, %v22, %vm11 label 22 # CHECK-INST: vex %v11, %vix, %vm11 24 vex %v11, %vix, %vm11 label [all …]
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/Disassembler/ |
D | X86DisassemblerDecoder.h | 54 #define rFromVEX2of3(vex) (((~(vex)) & 0x80) >> 7) argument 55 #define xFromVEX2of3(vex) (((~(vex)) & 0x40) >> 6) argument 56 #define bFromVEX2of3(vex) (((~(vex)) & 0x20) >> 5) argument 57 #define mmmmmFromVEX2of3(vex) ((vex) & 0x1f) argument 58 #define wFromVEX3of3(vex) (((vex) & 0x80) >> 7) argument 59 #define vvvvFromVEX3of3(vex) (((~(vex)) & 0x78) >> 3) argument 60 #define lFromVEX3of3(vex) (((vex) & 0x4) >> 2) argument 61 #define ppFromVEX3of3(vex) ((vex) & 0x3) argument 63 #define rFromVEX2of2(vex) (((~(vex)) & 0x80) >> 7) argument 64 #define vvvvFromVEX2of2(vex) (((~(vex)) & 0x78) >> 3) argument [all …]
|
/external/llvm/lib/Target/X86/Disassembler/ |
D | X86DisassemblerDecoder.h | 52 #define rFromVEX2of3(vex) (((~(vex)) & 0x80) >> 7) argument 53 #define xFromVEX2of3(vex) (((~(vex)) & 0x40) >> 6) argument 54 #define bFromVEX2of3(vex) (((~(vex)) & 0x20) >> 5) argument 55 #define mmmmmFromVEX2of3(vex) ((vex) & 0x1f) argument 56 #define wFromVEX3of3(vex) (((vex) & 0x80) >> 7) argument 57 #define vvvvFromVEX3of3(vex) (((~(vex)) & 0x78) >> 3) argument 58 #define lFromVEX3of3(vex) (((vex) & 0x4) >> 2) argument 59 #define ppFromVEX3of3(vex) ((vex) & 0x3) argument 61 #define rFromVEX2of2(vex) (((~(vex)) & 0x80) >> 7) argument 62 #define vvvvFromVEX2of2(vex) (((~(vex)) & 0x78) >> 3) argument [all …]
|
/external/llvm-project/llvm/lib/Target/X86/Disassembler/ |
D | X86DisassemblerDecoder.h | 51 #define rFromVEX2of3(vex) (((~(vex)) & 0x80) >> 7) argument 52 #define xFromVEX2of3(vex) (((~(vex)) & 0x40) >> 6) argument 53 #define bFromVEX2of3(vex) (((~(vex)) & 0x20) >> 5) argument 54 #define mmmmmFromVEX2of3(vex) ((vex) & 0x1f) argument 55 #define wFromVEX3of3(vex) (((vex) & 0x80) >> 7) argument 56 #define vvvvFromVEX3of3(vex) (((~(vex)) & 0x78) >> 3) argument 57 #define lFromVEX3of3(vex) (((vex) & 0x4) >> 2) argument 58 #define ppFromVEX3of3(vex) ((vex) & 0x3) argument 60 #define rFromVEX2of2(vex) (((~(vex)) & 0x80) >> 7) argument 61 #define vvvvFromVEX2of2(vex) (((~(vex)) & 0x78) >> 3) argument [all …]
|
/external/capstone/arch/X86/ |
D | X86DisassemblerDecoder.h | 59 #define rFromVEX2of3(vex) (((~(vex)) & 0x80) >> 7) argument 60 #define xFromVEX2of3(vex) (((~(vex)) & 0x40) >> 6) argument 61 #define bFromVEX2of3(vex) (((~(vex)) & 0x20) >> 5) argument 62 #define mmmmmFromVEX2of3(vex) ((vex) & 0x1f) argument 63 #define wFromVEX3of3(vex) (((vex) & 0x80) >> 7) argument 64 #define vvvvFromVEX3of3(vex) (((~(vex)) & 0x78) >> 3) argument 65 #define lFromVEX3of3(vex) (((vex) & 0x4) >> 2) argument 66 #define ppFromVEX3of3(vex) ((vex) & 0x3) argument 68 #define rFromVEX2of2(vex) (((~(vex)) & 0x80) >> 7) argument 69 #define vvvvFromVEX2of2(vex) (((~(vex)) & 0x78) >> 3) argument [all …]
|
/external/llvm-project/llvm/test/CodeGen/X86/ |
D | avx_vnni-intrinsics.ll | 12 ; AVXVNNI-NEXT: {vex} vpdpbusd %ymm2, %ymm1, %ymm0 # encoding: [0xc4,0xe2,0x75,0x50,0xc2] 17 ; AVX512VNNI-NEXT: {vex} vpdpbusd %ymm2, %ymm1, %ymm0 # EVEX TO VEX Compression encoding: [0xc4,… 28 ; AVXVNNI-NEXT: {vex} vpdpbusd %xmm2, %xmm1, %xmm0 # encoding: [0xc4,0xe2,0x71,0x50,0xc2] 33 ; AVX512VNNI-NEXT: {vex} vpdpbusd %xmm2, %xmm1, %xmm0 # EVEX TO VEX Compression encoding: [0xc4,… 44 ; AVXVNNI-NEXT: {vex} vpdpbusds %ymm2, %ymm1, %ymm0 # encoding: [0xc4,0xe2,0x75,0x51,0xc2] 49 ; AVX512VNNI-NEXT: {vex} vpdpbusds %ymm2, %ymm1, %ymm0 # EVEX TO VEX Compression encoding: [0xc4… 60 ; AVXVNNI-NEXT: {vex} vpdpbusds %xmm2, %xmm1, %xmm0 # encoding: [0xc4,0xe2,0x71,0x51,0xc2] 65 ; AVX512VNNI-NEXT: {vex} vpdpbusds %xmm2, %xmm1, %xmm0 # EVEX TO VEX Compression encoding: [0xc4… 76 ; AVXVNNI-NEXT: {vex} vpdpwssd %ymm2, %ymm1, %ymm0 # encoding: [0xc4,0xe2,0x75,0x52,0xc2] 81 ; AVX512VNNI-NEXT: {vex} vpdpwssd %ymm2, %ymm1, %ymm0 # EVEX TO VEX Compression encoding: [0xc4,… [all …]
|
D | stack-folding-int-avxvnni.ll | 23 ; CHECK-NEXT: {vex} vpdpwssd {{[-0-9]+}}(%r{{[sb]}}p), %xmm1, %xmm0 # 16-byte Folded Reload 37 ; CHECK-NEXT: {vex} vpdpwssd {{[-0-9]+}}(%r{{[sb]}}p), %xmm1, %xmm0 # 16-byte Folded Reload 51 ; CHECK-NEXT: {vex} vpdpwssd {{[-0-9]+}}(%r{{[sb]}}p), %ymm1, %ymm0 # 32-byte Folded Reload 65 ; CHECK-NEXT: {vex} vpdpwssd {{[-0-9]+}}(%r{{[sb]}}p), %ymm1, %ymm0 # 32-byte Folded Reload 79 ; CHECK-NEXT: {vex} vpdpwssds {{[-0-9]+}}(%r{{[sb]}}p), %xmm1, %xmm0 # 16-byte Folded Reload 93 ; CHECK-NEXT: {vex} vpdpwssds {{[-0-9]+}}(%r{{[sb]}}p), %xmm1, %xmm0 # 16-byte Folded Reload 107 ; CHECK-NEXT: {vex} vpdpwssds {{[-0-9]+}}(%r{{[sb]}}p), %ymm1, %ymm0 # 32-byte Folded Reload 121 ; CHECK-NEXT: {vex} vpdpwssds {{[-0-9]+}}(%r{{[sb]}}p), %ymm1, %ymm0 # 32-byte Folded Reload 135 ; CHECK-NEXT: {vex} vpdpbusd {{[-0-9]+}}(%r{{[sb]}}p), %xmm1, %xmm0 # 16-byte Folded Reload 150 ; CHECK-NEXT: {vex} vpdpbusd %xmm1, %xmm2, %xmm0 [all …]
|
/external/llvm-project/llvm/test/CodeGen/VE/VELIntrinsics/ |
D | vex.ll | 14 ; CHECK-NEXT: vex %v1, %v0, %vm1 19 …%4 = tail call fast <256 x double> @llvm.ve.vl.vex.vvmvl(<256 x double> %0, <256 x i1> %1, <256 x … 24 declare <256 x double> @llvm.ve.vl.vex.vvmvl(<256 x double>, <256 x i1>, <256 x double>, i32)
|
/external/XNNPACK/src/qs8-vaddc/ |
D | neon-ld64.c.in | 43 const int16x8_t vex${ABC[N:N+8]} = vsubl_s8(vx${ABC[N:N+8]}, vx_zero_point); 46 …int32x4_t vacc${ABC[N:N+4]} = vmlaq_s32(vy_bias, vmovl_s16(vget_low_s16(vex${ABC[N:N+8]})), vx_mul… 47 …int32x4_t vacc${ABC[N+4:N+8]} = vmlaq_s32(vy_bias, vmovl_s16(vget_high_s16(vex${ABC[N:N+8]})), vx_… 89 const int16x8_t vex${ABC[0:8]} = vsubl_s8(vx${ABC[0:8]}, vx_zero_point); 91 …int32x4_t vacc${ABC[0:4]} = vmlaq_s32(vy_bias, vmovl_s16(vget_low_s16(vex${ABC[0:8]})), vx_multipl… 92 …int32x4_t vacc${ABC[4:8]} = vmlaq_s32(vy_bias, vmovl_s16(vget_high_s16(vex${ABC[0:8]})), vx_multip…
|
/external/XNNPACK/src/qs8-vadd/ |
D | neon-ld64.c.in | 39 const int16x8_t vex${ABC[N:N+8]} = vsubl_s8(vx${ABC[N:N+8]}, vx_zero_point); 43 … int32x4_t vacc${ABC[N:N+4]} = vmulq_s32(vmovl_s16(vget_low_s16(vex${ABC[N:N+8]})), vx_multiplier); 44 …int32x4_t vacc${ABC[N+4:N+8]} = vmulq_s32(vmovl_s16(vget_high_s16(vex${ABC[N:N+8]})), vx_multiplie… 92 const int16x8_t vex${ABC[0:8]} = vsubl_s8(vx${ABC[0:8]}, vx_zero_point); 95 int32x4_t vacc${ABC[0:4]} = vmulq_s32(vmovl_s16(vget_low_s16(vex${ABC[0:8]})), vx_multiplier); 96 … int32x4_t vacc${ABC[4:8]} = vmulq_s32(vmovl_s16(vget_high_s16(vex${ABC[0:8]})), vx_multiplier);
|
/external/jsoncpp/.travis_scripts/ |
D | travis.before_install.linux.sh | 1 set -vex
|
D | travis.install.linux.sh | 1 set -vex
|
D | meson_builder.sh | 51 set -vex
|
D | cmake_builder.sh | 59 set -vex
|
/external/llvm-project/clang/test/CodeGen/X86/ |
D | ms-inline-asm-prefix.c | 9 vex vcvtps2pd xmm0, xmm1 in check_inline_prefix()
|
/external/skia/src/core/ |
D | SkVM.cpp | 1677 static VEX vex(bool WE, // Like REX W for int operations, or opcode extension for float? in vex() function 1707 VEX vex = {0, {0,0,0}}; in vex() local 1710 vex.len = 2; in vex() 1711 vex.bytes[0] = 0xc5; in vex() 1712 vex.bytes[1] = (pp & 3) << 0 in vex() 1718 vex.len = 3; in vex() 1719 vex.bytes[0] = 0xc4; in vex() 1720 vex.bytes[1] = (map & 31) << 0 in vex() 1724 vex.bytes[2] = (pp & 3) << 0 in vex() 1729 return vex; in vex() [all …]
|