Home
last modified time | relevance | path

Searched refs:vshrq_n_u64 (Results 1 – 9 of 9) sorted by relevance

/external/tensorflow/tensorflow/lite/kernels/internal/optimized/
Ddepthwiseconv_uint8_transitional.h4641 input_bank_a_reg = vshrq_n_u64(input_bank_a_reg, 16);
4642 input_bank_b_reg = vshrq_n_u64(input_bank_b_reg, 16);
4643 input_bank_c_reg = vshrq_n_u64(input_bank_c_reg, 16);
4779 input_bank_a_reg = vshrq_n_u64(input_bank_a_reg, 16);
4780 input_bank_b_reg = vshrq_n_u64(input_bank_b_reg, 16);
4781 input_bank_c_reg = vshrq_n_u64(input_bank_c_reg, 16);
4874 input_bank_a_reg = vshrq_n_u64(input_bank_a_reg, 8);
4875 input_bank_b_reg = vshrq_n_u64(input_bank_b_reg, 8);
4876 input_bank_c_reg = vshrq_n_u64(input_bank_c_reg, 8);
4988 input_bank_p_reg = vshrq_n_u64(input_bank_p_reg, 8);
[all …]
/external/libvpx/libvpx/vp8/common/arm/neon/
Dsixtappredict_neon.c238 filter_sub_accumulate(vreinterpretq_u8_u64(vshrq_n_u64(s01, 8)), in vp8_sixtap_predict4x4_neon()
239 vreinterpretq_u8_u64(vshrq_n_u64(s23, 8)), filter1, in vp8_sixtap_predict4x4_neon()
243 filter_sub_accumulate(vreinterpretq_u8_u64(vshrq_n_u64(s01, 32)), in vp8_sixtap_predict4x4_neon()
244 vreinterpretq_u8_u64(vshrq_n_u64(s23, 32)), filter4, in vp8_sixtap_predict4x4_neon()
248 filter_add_accumulate(vreinterpretq_u8_u64(vshrq_n_u64(s01, 16)), in vp8_sixtap_predict4x4_neon()
249 vreinterpretq_u8_u64(vshrq_n_u64(s23, 16)), filter2, in vp8_sixtap_predict4x4_neon()
253 s01_f3 = vshrq_n_u64(s01, 24); in vp8_sixtap_predict4x4_neon()
254 s23_f3 = vshrq_n_u64(s23, 24); in vp8_sixtap_predict4x4_neon()
313 filter_sub_accumulate(vreinterpretq_u8_u64(vshrq_n_u64(s01, 8)), in vp8_sixtap_predict4x4_neon()
314 vreinterpretq_u8_u64(vshrq_n_u64(s23, 8)), filter1, in vp8_sixtap_predict4x4_neon()
[all …]
Dbilinearpredict_neon.c71 b01 = vreinterpretq_u8_u64(vshrq_n_u64(vreinterpretq_u64_u8(a01), 8)); in vp8_bilinear_predict4x4_neon()
72 b23 = vreinterpretq_u8_u64(vshrq_n_u64(vreinterpretq_u64_u8(a23), 8)); in vp8_bilinear_predict4x4_neon()
/external/libaom/libaom/aom_dsp/simd/
Dv128_intrinsics_arm.h856 return c ? vreinterpretq_s64_u64(vshrq_n_u64(vreinterpretq_u64_s64(a), c)) in v128_shr_n_u64()
/external/neon_2_sse/
DNEON_2_SSE.h1039 _NEON2SSESTORAGE uint64x2_t vshrq_n_u64(uint64x2_t a, __constrange(1,64) int b); // VSHR.U64 q0,q0,…
7665 _NEON2SSESTORAGE uint64x2_t vshrq_n_u64(uint64x2_t a, __constrange(1,64) int b); // VSHR.U64 q0,q0,…
7666 #define vshrq_n_u64 _mm_srli_epi64 macro
8069 shift = vshrq_n_u64(b, c);
8600 r64 = vshrq_n_u64(a,b);
8761 r64 = vshrq_n_u64(a,b);
/external/llvm-project/clang/test/CodeGen/
Daarch64-neon-intrinsics.c4835 return vshrq_n_u64(a, 3); in test_vshrq_n_u64()
Darm_neon_intrinsics.c14899 return vshrq_n_u64(a, 1); in test_vshrq_n_u64()
/external/clang/test/CodeGen/
Darm_neon_intrinsics.c17374 return vshrq_n_u64(a, 1); in test_vshrq_n_u64()
Daarch64-neon-intrinsics.c5490 return vshrq_n_u64(a, 3); in test_vshrq_n_u64()