Searched defs:teq (Results 1 – 8 of 8) sorted by relevance
| /external/llvm-project/llvm/test/tools/llvm-mca/ARM/ |
| D | m7-int.s | 379 teq r0, #1 label
380 teq r0, r1 label
381 teq r0, r1, LSL #1 label
|
| D | m4-int.s | 388 teq r0, #1 label
389 teq r0, r1 label
390 teq r0, r1, LSL #1 label
|
| /external/llvm-project/llvm/test/MC/Mips/micromips/ |
| D | valid.s | 246 teq $8, $9 # CHECK: teq $8, $9 # encoding: [0x01,0x28,0x00,0x3c] label
|
| /external/swiftshader/third_party/subzero/src/ |
| D | IceAssemblerMIPS32.cpp | 1154 void AssemblerMIPS32::teq(const Operand *OpRs, const Operand *OpRt, in teq() function in Ice::MIPS32::AssemblerMIPS32
|
| /external/swiftshader/third_party/subzero/src/DartARM32/ |
| D | assembler_arm.cc | 250 void Assembler::teq(Register rn, Operand o, Condition cond) { in teq() function in dart::Assembler
|
| /external/vixl/src/aarch32/ |
| D | assembler-aarch32.h | 3601 void teq(Register rn, const Operand& operand) { teq(al, rn, operand); } in teq() function
|
| D | assembler-aarch32.cc | 12755 void Assembler::teq(Condition cond, Register rn, const Operand& operand) { in teq() function in vixl::aarch32::Assembler
|
| D | disasm-aarch32.cc | 3309 void Disassembler::teq(Condition cond, Register rn, const Operand& operand) { in teq() function in vixl::aarch32::Disassembler
|